SERIES 60 (LEVEL 68) MULTICS HARDWARE AND SOFTWARE FORMATS PROGRAM LOGIC MANUAL ADDENDUM A

SUBJECT

Changes and additions to the Multics Hardware and Software Formats

SPECIAL INSTRUCTIONS

This Program Logic Manual (PLM) describes certain internal modules constituting the Multics System. It is intended as a reference for only those who are thoroughly familiar with the implementation details of the Multics operating system; interfaces described herein should not be used by application programmers or subsystem writers; such programmers and writers are concerned with the external interfaces only. The external interfaces are described in the Multics Programmers' Manual, Commands and Active Functions (Order No. AG92), Subroutines (Order No. AG93), and Subsystem Writer's Guide (Order No. AK92).

This is the first addendum to AN87 Revision 0 dated July 1976. Change bars in the margin indicate technical changes and additions; asterisks denote deletions.

As Multics evolves, Honeywell will add, delete, and modify module descriptions in subsequent PLM updates. Honeywell does not ensure that the internal functions and internal module interfaces will remain compatible with previous versions.

ORDER NUMBER AN87-00A

March 1980

27079 3C380 Printed in U.S.A.

COLLATING INSTRUCTIONS

To update the manual, remove old pages and insert new pages as follows:

Remove	Insert
iii through vi	iii through vi
1-51, 1-52	1-51, 1-52
1-55, 1-56	1-55, 1-56
	6-5.1, 6-5.2
6-21, 6-22	6-21, 6-22 6-22.1, blank
7-5 through 7-8	7-5 through 7-9, blank
C-1, C-2	C-1, C-2

Honeywell

MULTICS HARDWARE AND SOFTWARE FORMATS PROGRAM LOGIC MANUAL

SERIES 60 (LEVEL 68)

RESTRICTED DISTRIBUTION

SUBJECT:

Detailed Formats of Information Read or Shared by Hardware and Formats Used by Multics Software.

SPECIAL INSTRUCTIONS:

This Program Logic Manual (PLM) describes certain internal modules constituting the Multics System. It is intended as a reference for only those who are thoroughly familiar with the implementation details of the Multics operating system; interfaces described herein should not be used by application programmers or subsystem writers; such programmers and writers are concerned with the external interfaces only. The external interfaces are described in the Multics Programmers' Manual, Commands and Active Functions (Order No. AG92), Subroutines (Order No. AG93), and Subsystem Writers' Guide (Order No. AK92).

As Multics evolves, Honeywell will add, delete, and modify module descriptions in subsequent PLM updates. Honeywell does not ensure that the internal functions and internal module interfaces will remain compatible with previous versions.

This PLM is one of a set which, when complete, will supersede the <u>System Programmers' Supplement to the Multics Programmers' Manual</u> (Order No. AK96).

THE INFORMATION CONTAINED IN THIS DOCUMENT IS THE EXCLUSIVE PROPERTY OF HONEYWELL INFORMATION SYSTEMS. DISTRIBUTION IS LIMITED TO HONEYWELL EMPLOYEES AND CERTAIN USERS AUTHORIZED TO RECEIVE COPIES. THIS DOCUMENT SHALL NOT BE REPRODUCED OR ITS CONTENTS DISCLOSED TO OTHERS IN WHOLE OR IN PART.

DATE:

July 1976

ORDER NUMBER:

AN87, Rev. 0

PREFACE

Multics Program Logic Manuals (PLMs) are intended for use by Multics system maintenance personnel, development personnel, and others who are thoroughly familiar with Multics internal system operation. They are not intended for application programmers or subsystem writers.

The PLMs contain descriptions of modules that serve as internal interfaces and perform special system functions. These documents do not describe external interfaces, which are used by application and system programmers.

Since internal interfaces are added, deleted, and modified as design improvements are introduced, Honeywell does not ensure that the internal functions and internal module interfaces will remain compatible with previous versions. To help maintain accurate PLM documentation, Honeywell publishes a special status bulletin containing a list of the PLMs currently available and identifying updates to existing PLMs. This status bulletin is distributed automatically to all holders of the System Programmers' Supplement to the Multics Programmers' Manual (Order No. AK96) and to others on request. To get on the mailing list for this status bulletin, write to:

The commence of the state of th

Large Systems Sales Support Multics Project Office Honeywell Information Systems Inc. Post Office Box 6000 (MS A-85) Phoenix, Arizona 85005 This PLM contains the detailed formats of status words, control unit data, fault codes, and other information read or shared by hardware. It also includes the formats peculiar to the Multics software environment, such as stack frame formats. In addition, octal masks are included in the detailed description of several formats as a further aid to the reader.

This manual should probably be used in conjunction with the <u>System Dump Analysis</u> PLM, Order No. AN53, when analyzing dumps or system problems.

Many acronyms are used throughout this manual. The acronym, FNP, is used to mean either the DATANET 355 Front-End Network Processor or the DATANET 6600 Front-End Network Processor. (Their use with the Multics system is completely interchangeable.) Several acronyms are defined in text; all of them are defined in Appendix A for the reader's convenience.

CONTENTS

		Page
Section I	Level 68 Processor	. 1-1
555126 2	Control Unit and Operations Unit	
	Formats	. 1-1
	Processor Instructions	. 1-1
	Explanation of Opcode Notation	. 1-2
	Instruction Address Modifiers	. 1-12
	Multics Indirect Words	. 1-13
	ITS Pair Format	. 1-13
	ITP Pair Format	. 1-14
	Appending Unit Formats	. 1-15
	Segment Descriptor Word Format	
	Page Table Word Format	1-18
	Associative Memory Formats	1-19
	SDW Associative Memory	. 1-19
	PTW Associative Memory	. 1-20
	Decimal Unit Formats	. 1-21
	EIS Multiword Instruction Format	. 1-21
	EIS Data Descriptor Modification	
	Field Format	. 1-22
	FIS Data Descriptor Formats	. 1-23
	Indirect Data Descriptor	
	Pointer Format	. 1-23
	Bit String Data Descriptor	
	Format	. 1-24
	Alphanumeric Data Descriptor	
	Format	. 1-24
	Numeric Data Descriptor Format .	. 1-25
	EIS Instruction Address	
	Modification Codes	. 1-26
	EIS Data Formats	. 1-27
	Bit String Data Format	. 1-27
	Alphanumeric Data Format	. 1-27
1	Numeric Data Format	. 1-28
	DU Pointers and Lengths Format	. 1-29
	Processor History Register Formats	. 1-32
	CU History Register Format	. 1-32
	OU History Register Format	1-34
	DU History Register Format	. 1-36
	APU History Register Format	1-4
	Fault Data	1-4
	Processor Faults	1-42
	Fault Register Format	1-43
	Miscellaneous Register Formats Store Control Unit Data Format	
	Read Switches Data Format	•
	Register and Cache Mode Register	• 1-5
•	Formats	. 1-52
	Notes	1-50
Section II	Series 60 System Controller and Memory	. 2-1
December 11	System Controller Illegal Action Codes .	
,	System Controller Registers Format	
	System Controller Mode Register	
	(rscr/sscr 00000X)	. 2-2
	System Controller Configuration	

CONTENTS (cont)

		Page
	Switches (rscr/sscr 00001X)	2-3 2-6 2-7 2-7
	Store Unit Mode Register (rscr/sscr 00006X)	2-8
Section III	Level 68 Input/Output Multiplexer IOM Mailbox Layout IOM Channel Mailbox Layout IOM Control Word Formats List Pointer Word (LPW) Peripheral Control Word (PCW) Data Control Word (DCW) Data Transmission DCW Instruction DCW Transfer DCW Status Control Word (SCW) IOM Status Word Formats System Fault Status Channel Status Device Special Interrupts	3-13
Section IV	Controller Special Interrupts Level 68 Bulk Store	3-14 4-1 4-1 4-1 4-2 4-5 4-7
Section V	Peripherals	5-1 5-1 5-2 5-3 5-4 5-5 5-7 5-8 5-10
Section VI	DATANET 6600 Front-End Network Processor FNP Processor Data Instruction Word Formats FNP Operation Code Charts FNP IOM Data IOM Hardware Communications Region Layout IOM Status Format for DN6670 FNP System Bus Faults IOM Internal Faults Channel Specific Fault I/O Bus Faults Fault Originazation IOM Fault Status Format Indirect Control Word Formats Peripheral Status/Control Word Formats Direct Interface Adapter	6-1 6-1 6-1 6-5 6-5 6-5.1 6-5.1 6-5.2 6-7 6-7

CONTENTS (cont)

		Page
	Console Data Format	6-10
	Console Status Word Format	6-11
	Card Reader	6-11
	Card Reader Data Format	6-11
	Card Reader Status Word Format	6-12
	Line Printer	6-12
	Line Printer Data Format	6 - 12
	Line Printer Status Word Format	6-13
	Low-Speed Line Adapter	
	LSLA Control Word Area	6-14
	LSLA Active Status Word Format	6-14
	LSLA Configuration Status Word	
	Format	6-15
	LSLA Device Command Characters	6-16
	LSLA Device Status Characters	6-16
	High-Speed Line Adapter	6-17
	HSLA PCW Commands	6-19 6-20
	HSLA Control Word Areas	6-20
	Base Address Word Format	6-20
	Character Control	6-21
	Mask Register Word Format	0 - 1
	for DN6670 FNPs	6-22
	HSLA Active Status Word Format	6-22
	HSLA Configuration Status Word	
	Format	6-23
	FNP Environment	6-24
	Interrupt Assignments	6-24
	Interrupt Cells	6-26 6-26
	Fault Vectors	6-27
	FNP Store Map	0-21
Section VII	Multics Environment	7-1
20002011 121	Main Memory Maps	7-1
	BOS Environment	7-1
	Bootstrap1 Environment	7-3 7-4
	Service Environment	7-4
	Interrupt Assignments	7-5
	Stacks	7-5
	Stack Header Layout	7-5
	Stack Frame Layout	7-6
	Calls	7-6
	Argument List Layout	7-6
	PL/I Descriptors	7-6
	Argument Descriptor	7-7
Appendix A	Acronym Definitions	A-1
Appendix B	Data and Control Word Formats	B-1
Appendix C	Peripheral Status	C-1
	Card Readers	C-1
	Card Punches	C-4 C-6
	Line Printers	C-10
	Magnetic Tapes	C-14
	Disk Storage	C-18
	MPC Extended Status	C=19
	DSU181 Extended Status	C-20
	DSU190A Extended Status	C-2
	DSU190B Extended Status	C-22
	MSU0451 Extended Status	C-2

ILLUSTRATIONS

		•	Page
Figure	1-1.	Basic Instruction Word Format	1-2
Figure	1-2.	ITS Pair Format	1-13
Figure	1-3.	ITP Pair Format	1-14
Figure		Segment Descriptor Word (SDW) Format	1-15
Figure		Page Table Word (PTW) Format	1-17
Figure		Descriptor Base Register (DBR) Format	1-18
Figure		SDW Associative Memory (SDWAM) Register Format	1-19
Figure	1-8.	SDW Associative Memory (SDWAM) Match Logic	1-20
Figure	1-9.	Register Format	
Figure	1-10.	Format	1-20
Ü		Register Format	1-21
Figure	1-11.	EIS Multiword Instruction Format	1-22
Figure		EIS Data Descriptor Modification Field (MF) Format	1-22
Figure	1_12	EIS Indirect Data Descriptor Pointer Format	1-23
Figure		EIS Bit String Data Descriptor Format	1-24
Figure		EIS Alphanumeric Data Descriptor Format	1-24
Figure		EIS Numeric Data Descriptor Format	1-25
Figure		EIS Bit String Data Format	1-27
Figure		EIS Alphanumeric Data Format, 4-bit Mode	1-27
Figure		EIS Alphanumeric Data Format, 6-bit Mode	1-28
Figure		EIS Alphanumeric Data Format, 9-bit Mode	1-28
Figure		EIS Numeric Data Format, 4-Bit Mode	1-28
Figure		EIS Numeric Data Format, 9-Bit Mode	1-29
Figure		DU Pointers and Lengths Format, Word 0	1-29
Figure		DU Pointers and Lengths Format, Word 1	1-29
Figure		DU Pointers and Lengths Format, Word 2	1-30
Figure		DU Pointers and Lengths Format, Word 3	1-30
Figure		DU Pointers and Lengths Format, Word 4	
Figure		DU Pointers and Lengths Format, Word 5	1-31
Figure		DU Pointers and Lengths Format, Word 6	1-31
Figure		DU Pointers and Lengths Format, Word 7	1-31
Figure		CU History Register Format	1-33
Figure		OU History Register Format	1-35
Figure		APU History Register Format	1-40
Figure		Processor Fault Register Format	1-42
Figure	_	SCU Data Format, Word 0	1-43
Figure		SCU Data Format, Word 1	1-44
Figure		SCU Data Format, Word 2	1-45
Figure		SCU Data Format. Word 3	1-46
Figure		SCU Data Format, Word 4	1-47
Figure		SCU Data Format, Word 5	1-47
Figure		SCU Data Format, Word 6	1-48
Figure		SCU Data Format, Word 7	1-49
Figure		rsw xxxxx0 Data Format	1-50
Figure		rsw xxxxx2 Data Format	1-50
Figure		rsw xxxxx1/3 Data Format	1-51
Figure	1-46.	rsw xxxxx4 Data Format	1-52
Figure	1-47.	Mode Register Format	1-53
Figure	1-48.	Cache Mode Register Format	1-54
Figure	2-1.	Controller Mode Register (rscr/sscr 00000X) Data Format	2-2
Figure	2-2.	SC Configuration Switches (rscr 00001X) Data Format	2 - 3
Figure	2-3.	SCU Configuration Switches (rscr/sscr	
_		00001x Data Format)	2 - 5
Figure	C-4 •	Data Format	2-6
Figure	2-5.	Interrupt Cells (rscr/sscr 00003X) Data Format	2-7

vii AN87

ILLUSTRATIONS (cont)

Page

Figure	2-6.	System Clock (rscr/sscr/rccl 00004X) Data Format	2-7
Figure	2-7.	Store Mode Register (rscr/sscr 00006X) Data	
		Format	3-1
Figure	•	IOM Channel Mailbox Layout	
Figure		IOM List Pointer Word (LPW) Format	3-3
Figure		TOW Device and Control Word (DCW) Format	3 - 5
Figure		IOM Peripheral Control Word (PCW) Format	
Figure		IOM Data Transmission DCW Format	
Figure		IOM Instruction DCW Format	3 - 7
Figure	J , -	IOM Transfer DCW Format	
Figure	-	IOM Status Control Word (SCW) Format	2 0
Figure	3-9.	IOM System Fault Status Word Format) - 9
Figure	3-10.	IOM Channel Status Data Format	2-12
Figure	3-11.	IOM Special Status word format	4 -1
Figure		Bulk Store Mailbox Layout	7-1
Figure	4-2.	Bulk Store Current Status Block (CSB) Format, Word 0	4-2
Figure	4-3.	Bulk Store Data Control Block (DCB) Format, Word 0	4-3
Figure	4-4.	Bulk Store Data Control Block (DCB) Format, Word 1	4-3
Figure	4-5.	Bulk Store Data Control Block (DCB) Format,	1. 1.
-		Word 2	4-4
Figure		Word 3	4-4
Figure	4-7.	Bulk Store DCB Status Block Format, Word 0 Bulk Store DCB Status Block Format, Word 1	4-5
Figure	4-8.	Bulk Store DCB Status Block Format, Word 1	4-6
Figure	4-9.	Bulk Store DCB Status Block Format, Word 2	4-6
Figure	4-10.	Bulk Store DCB Status Block Format, Word 3	4-6
Figure	4-11.	Bulk Store DCB Status Block Format, Word 4	4-7
Figure	6-1.	Bulk Store DCB Status Block Format, Word 3 Bulk Store DCB Status Block Format, Word 4 FNP Store Reference Instruction Format FNP Nonstore Reference Instruction Format -	6-1
Figure	6-2.	FNP Nonstore Reference Instruction Format - Group 1	6 - 2
Figure	6-3.	FNP Nonstore Reference Instruction Format -	6-2
Figure	6-4.	Group 2	
		Lavout	6-5
Figure		FNP IOM Fault Status Word Format	6-6
Figure	6-6.	FNP IOM ICW Format	0-1
Figure	6-7.	FNP DIA PCW Format	0-0
Figure	6-8.	FNP DIA DCW Format	6-0
Figure	6-9.		6-9
Figure	6-10.	IN COMPOSE ION LOUMED	6-10
Figure		FNP Card Reader PCW Format	6 - 11
Figure	6-12.	FNP Line Printer PCW Format	6-13
Figure		FNP LSLA PCWO Format	6-13
Figure	6-14.	FNP LSLA PCW1 Format	6-14
Figure		FNP LSLA Active Status Word Format	6-15
Figure	6-16.	FNP LSLA Configuration Status Word	6-16
Figure	6-17.	FNP LSLA Device Control Characters	6-16
Figure		FNP LSLA Device Status Character Formats	6-17
Figure		FNP HSLA PCWO Format	
Figure		FNP HSLA PCW1 Format	6 - 17
Figure		FNP HSLA PCW2 Format	
Figure		FNP HSLA PCW3 Format	6-19
Figure		FNP HSLA BAW Format	6-20
Figure	6-24.	FNP HSLA CCC Format	6-21
Figure	6 - 25.	FNP HSLA Mask Register Word Format	6-22
Figure	6-26.	FNP HSLA Active Status Word Format	6-22
Figure		FNP HSLA Configuration Status Word Format	6-23
Figure		FNP Store Map	6-27
Figure	7-1.	Main Memory Map for BOS	7-1

viii AN87

ILLUSTRATIONS (cont)

			rage
Figure	7-3. 7-4. 7-5. 7-6. 7-7. 7-8. B-1. B-2. B-3.	Stack Header Layout	7-3 7-4 7-5 7-6 7-7
Figure Figure Figure Figure Figure Figure Figure	B-4. B-5. B-6. C-1. C-2. C-3.	Bulk Store Current Status Block (CSB) Format	B-4 B-4 B-5 C-21 C-22 C-23

TABLES

		Page
Table 1-1.	Instruction Opcode Chart, Bit 27 = 0	1-3
Table 1-2.	Instruction Opcode Chart, Bit 27 = 1	1 – 4
Table 1-3.	Alphabetic Listing of Processor	
Tabic I-J.	Instructions	1-5
Table 1-4.	Standard Instruction Modifier Chart	1-12
Table 1-5.	Processor Fault Numbers	1-41
Table 6-1.	Store Reference Instruction Opcodes	6-2
Table 6-2.	Nonstore Reference Instruction Opcodes (Group 1)	6-2
Table 6-3.	Nonstore Reference Instruction Opcodes (Group 2)	6 - 3
Table 6-4.	Alphabetic Listing of FNP Instruction Opcodes	6-3
Table 6-5.	FNP Interrupt Assignment Map	
	FNP Interrupt Cells	6-26
Table 6-6.	Interrupt Assignments	7-3
Table 7-1.	ASCII Character Chart	7-8
Table 7-2.		в-6
Table B-1.	Processor Fault Numbers	5-0

ix AN87

· Communication of the communi

SECTION I

LEVEL 68 PROCESSOR

This section describes the registers and register data formats (as seen in an octal store dump) of the program-accessible registers of the Level 68 processors. Only very brief discussions of the roles of the various features in the operation of the processor are given. See $\underline{\text{Multics}}$ $\underline{\text{Processor}}$ $\underline{\text{Reference}}$ $\underline{\text{Manual}}$, Order No. AL39 for a complete description of the processor operation.

CONTROL UNIT AND OPERATIONS UNIT FORMATS

The control unit (CU) is that portion of the processor hardware that decodes instruction opcodes, loads and unloads registers, responds to internal and external hardware signals, and interfaces with the main store. The operations unit (OU) is that portion of the processor hardware that executes the binary word mode or basic instructions.

Processor Instructions

The basic instruction word format is shown below in Figure 1-1. The PL/I declaration (and the name of the include file) is given below. The following pages contain the instruction opcode charts (Tables 1-1 and 1-2) and an alphabetic list of the processor instructions (Table 1-3).

PL/I Declaration (db_inst.incl.pl1)

```
dcl
                        based (ilc_ptr) aligned,
         1 instr
         (2 offset
                        fixed bin (17),
          2 opcode
                        bit(10),
             inhibit
                       bit(1),
                       bit(1),
bit(6))
          2 pr_bit
2 tag
                                          unaligned;
dcl
                        based (ilc_ptr) aligned,
        1 instr_pr
                       bit(3),
          (2 pr
                       fixed bin (14), bit(18))
          2 offset
2 pad
                                         unaligned:
```




Figure 1-1. Basic Instruction Word Format

ADDRESS For P=0; 18-bit procedure segment address.

For P=1; 3-bit pointer register number and 15-bit signed word offset.

OPCODE Instruction operation code.

I Interrupt inhibit bit.

P Pointer register flag.

TAG Instruction address modifier.

Explanation of Opcode Notation

The opcode field of the instruction is 10 bits long (bits 18-27). The normal notation is to express the first nine bits (bits 18-26) in octal followed by either "(1)" or "(0)" for the tenth bit (bit 27). For example, Ida is expressed as 235(0), which is 0100111010 in the opcode field, and mlr is expressed as 100(1), which is 0010000001. The two opcode charts on the following pages divide the instruction set into two groups: those with bit 27 equal to 0 and those with bit 27 equal to 1.

Table 1-1. Instruction Opcode Chart, Bit 27 = 0

		000	001	002	003	004	005	006	007
	000				1				
								_	
040		adlx0	adlx1						
050			4				adla		
060 adx0 adx1 adx2 adx3 adx4 adx5 adx6 adx7 100 cmpx0 cmpx1 cmpx2 cmpx3 cmpx4 cmpx5 cmpx6 cmpx7 110 cmpx0 cmpx1 cmpx2 cmpx3 cmpx4 cmpx5 cmpx6 cmpx7 110 cmpx0 cmpx1 cmpx2 cmpx3 cmpx4 cmpx5 cmpx6 cmpx7 110 cwl sblx0 sblx1 sblx2 sblx3 sblx4 sblx5 sblx6 sblx7 130 ssx0 ssx1 ssx2 ssx3 ssx4 ssx5 ssx6 ssx7 150 saw0 sbc0 lpri sbb sbla sbla sbla sbla sbla sbla sbla sbla sbla sbx7 sbx6 sbx7 sbx7 sbx6 sbx7 sbx7 sbx6 sbx7 sbx7 sbx6 sbx7 sbx1 sbx5 sbx6 sbx7 sbx6									
		duxo				uun.			
100		cmpx0				cmpx4		cmpx6	cmpx7
130	110			•					
140		sblx0	sblx1	sblx2	sblx3	sblx4			
150									
160									SSX7
170							•		l shv7
200		i SDXO i				SUX4			
210		cnax0				cnax4			
230		l							
240		ldx0		ldx2					ldx7
250		lbar			rmem				
260 orx0 tsp0 tsp1 tsp2 tsp3 orx4 orx5 orx6 orx7 370 tsp0 tsp1 tsp2 tsp3 ora ora org orag 380 camx0 canx1 canx2 canx3 canx4 canx6 canx7 310 eawp0 easp0 easp2 cana cana canx6 canx7 330 eawp4 easp4 eawp6 easp6 lca lca lca lca 340 ansx0 ansx1 ansx2 ansx3 ansx4 ansx5 ansx6 340 ansx0 ansx1 ansx2 ansx3 ansx4 ansx5 ansx6 340 anx0 anx1 anx2 anx3 ansx4 ansx5 ansx6 ansx7 360 anx0 anx1 anx2 anx3 anx4 anx5 anx6 anx7 370 epp0 eppb1 epp6 epbp7 anx <td>240</td> <td></td> <td></td> <td>orsx2</td> <td></td> <td></td> <td></td> <td></td> <td></td>	240			orsx2					
270									
Solution		•				orx4			
Sample easp0 easp2 cana canq canaq canaq						0002/			
1						Canxy.			
Same						lcx4			
340								leg	
360	340					ansx4	ansx5	ansx6	
370					epbp3				
400	360					anx4			
10		<u>epp4</u>			epbp7	i		anq	anaq i
420		i 1		шру	i ngon				! !
430		!							dfome
440		fszn							
450	440			sx12		sx14		sx16	
470		stz	smic	scpr		stt	fst	ste	dfst
Total Tota		1		i					
Fine			frd	dfstr	dfrd			,	
The color of the		rpl	i		0			dlv	
Same		i nn+	i I	i I	ineg i	i i		! !	
540 sprp0 sprp1 sprp2 sprp3 sprp4 sprp5 sprp6 sprp7 550 sbar stba stbq smcm stc1 ssdp 560 rpd fno fsb dfdv 570 fno fsb dfsb 600 tze tnz tnc trc tmi tpl ttf 610 rtcd rcu teo teu dis tov d6sb 620 eax0 eax1 eax2 eax3 eax4 eax5 eax6 eax7 d6u eax eax6 eax7 d6u eax eax6 eax7 eax6 eax7 eax6 ersx7 ersx1 ersx2 ersx3 ersx4 ersx5 ersx6 ersx7 ersx7 ersx ersx7 ersx erx erx erx erx		rpt	l ! nec	l ! oame	l ! negl	!		! !	
Stop		sprp0				sprp4		sprp6	
560 rpd fno fdv dfdv 670 tze tnz tnc trc tmi tpl ttf 600 tze tnz tnc trc tmi tpl ttf 610 rtcd rcu teo teu dis tov 620 eax0 eax1 eax2 eax3 eax4 eax5 eax6 eax7 630 ret rccl ldi eaa eaq ldt 640 ersx0 ersx1 ersx2 ersx3 ersx4 ersx5 ersx6 ersx7 650 spri4 spbp5 spri6 spbp7 stac4 ersx5 ersx6 ersx7 660 erx0 erx1 erx2 erx3 erx4 erx5 erx6 erx7 670 tsp4 tsp5 tsp6 tsp7 lcpr era erq eraq 700 tsx0 tsx1 txx2 txx3				stbq					
570 tze tnz tnc trc tmi tpl ttf 610 rtcd rcu teo teu dis tov 620 eax0 eax1 eax2 eax3 eax4 eax5 eax6 eax7 630 ret rccl ldi eaa eaq ldt 640 ersx0 ersx1 ersx2 ersx3 ersx4 ersx5 ersx6 ersx7 650 spri4 spbp5 spri6 spbp7 stacq ersa ersq scu 660 erx0 erx1 erx2 erx3 erx4 erx5 erx6 erx7 670 tsp4 tsp5 tsp6 tsp7 lcpr era eraq eraq 700 tsx0 tsx1 tsx2 tsx3 tsx4 tsx5 tsx6 tsx7 710 tra call6 tss xec xed 720 lxl0 lxl1<		rpd		•			fdv		
610 rtcd		<u> </u>		<u> </u>					
620 eax0 eax1 eax2 eax3 eax4 eax5 eax6 eax7 630 ret rccl ldi eaa eaq ldt 640 ersx0 ersx1 ersx2 ersx3 ersx4 ersx5 ersx6 ersx7 650 spri4 spbp5 spri6 spbp7 stacq ersa ersq scu 660 erx0 erx1 erx2 erx3 erx4 erx5 erx6 erx7 670 tsp4 tsp5 tsp6 tsp7 lcpr era erq eraq 700 tsx0 tsx1 tsx2 tsx3 tsx4 tsx5 tsx6 tsx7 710 tra call6 tsx xec xed red 720 lxl0 lxl1 lxl2 lxl3 lxl4 lxl5 lxl6 lxl7 730 ars grs lrs als gls lls			tnz	tnc	1				
630 ret rccl ldi eaa eaq ldt 640 ersx0 ersx1 ersx2 ersx3 ersx4 ersx5 ersx6 ersx7 650 spri4 spbp5 spri6 spbp7 stacq ersa ersq scu 660 erx0 erx1 erx2 erx3 erx4 erx5 erx6 erx7 670 tsp4 tsp5 tsp6 tsp7 lcpr era erq eraq 700 tsx0 tsx1 tsx2 tsx3 tsx4 tsx5 tsx6 tsx7 710 tra cal16 tss xec xed 720 lx10 lx11 lx12 lx13 lx14 lx15 lx16 lx17 730 ars grs lrs als gls lls 740 stx0 stx1 stx2 stx3 stx4 stx5 stx6 stx7 750									
640 ersx0 ersx1 ersx2 ersx3 ersx4 ersx5 ersx6 ersx7 650 spri4 spbp5 spri6 spbp7 stacq ersa ersq scu 660 erx0 erx1 erx2 erx3 erx4 erx5 erx6 erx7 670 tsp4 tsp5 tsp6 tsp7 lcpr era erq eraq 700 tsx0 tsx1 tsx2 tsx3 tsx4 tsx5 tsx6 tsx7 710 tra call6 tss xec xed 720 lx10 lx11 lx12 lx13 lx14 lx15 lx16 lx17 730 ars grs lrs als qls lls 740 stx0 stx1 stx2 stx3 stx4 stx5 stx6 stx7 750 stc2 stca stcq sreg sti sta stq staq </td <td></td> <td></td> <td>; eaxi</td> <td>i eax∠</td> <td></td> <td></td> <td></td> <td>:</td> <td></td>			; eaxi	i eax∠				:	
650 spri4 spbp5 spri6 spbp7 stacq ersa ersq scu 660 erx0 erx1 erx2 erx3 erx4 erx5 erx6 erx7 670 tsp4 tsp5 tsp6 tsp7 lcpr era erq eraq 700 tsx0 tsx1 tsx2 tsx3 tsx4 tsx5 tsx6 tsx7 710 tra call6 tss xec xed 720 lx10 lxl1 lxl2 lxl3 lxl4 lxl5 lxl6 lxl7 730 ars grs lrs als gls lls 740 stx0 stx1 stx2 stx3 stx4 stx5 stx6 stx7 750 stc2 stca stcq sreg sti sta stq staq 760 lprp0 lprp1 lprp2 lprp3 lprp4 lprp5 lprp6 lprp7			ersy1	ersy2					
660 erx0 erx1 erx2 erx3 erx4 erx5 erx6 erx7 670 tsp4 tsp5 tsp6 tsp7 lcpr era erq eraq 700 tsx0 tsx1 tsx2 tsx3 tsx4 tsx5 tsx6 tsx7 710 tra cal16 tss xec xed 720 lx10 lxl1 lxl2 lxl3 lxl4 lxl5 lxl6 lxl7 730 ars qrs lrs als qls lls 740 stx0 stx1 stx2 stx3 stx4 stx5 stx6 stx7 750 stc2 stca stcq sreg sti sta stq staq 760 lprp0 lprp1 lprp2 lprp3 lprp4 lprp5 lprp6 lprp7			•						
670 tsp4 tsp5 tsp6 tsp7 lcpr era erq eraq 700 tsx0 tsx1 tsx2 tsx3 tsx4 tsx5 tsx6 tsx7 710 tra cal16 tss xec xed 720 lx10 lx11 lx12 lx13 lx14 lx15 lx16 lx17 730 ars qrs lrs als qls lls 740 stx0 stx1 stx2 stx3 stx4 stx5 stx6 stx7 750 stc2 stca stcq sreg sti sta stq staq 760 lprp0 lprp1 lprp2 lprp3 lprp4 lprp5 lprp6 lprp7									
700 tsx0 tsx1 tsx2 tsx3 tsx4 tsx5 tsx6 tsx7 710 tra								erq	
720 1x10 1x11 1x12 1x13 1x14 1x15 1x16 1x17 730	700	tsx0			tsx3	tsx4			
730 ars qrs 1rs als qls 1ls 740 stx0 stx1 stx2 stx3 stx4 stx5 stx6 stx7 750 stc2 stca stcq sreg sti sta stq staq 760 1prp0 1prp1 1prp2 1prp3 1prp4 1prp5 1prp6 1prp7									
740 stx0 stx1 stx2 stx3 stx4 stx5 stx6 stx7 750 stc2 stca stcq sreg sti sta stq staq 760 lprp0 lprp1 lprp2 lprp3 lprp4 lprp5 lprp6 lprp7	720	1x10		1		lx14			
750 stc2 stca stcq sreg sti sta stq staq 760 lprp0 lprp1 lprp2 lprp3 lprp4 lprp5 lprp6 lprp7		i				1 0+11			
760 1prp0 1prp1 1prp2 1prp3 1prp4 1prp5 1prp6 1prp7									
	770	1 +52 50	arl	grl	lrl	gtb	alr		

Table 1-2. Instruction Opcode Chart, Bit 27 = 1

	000	001	002	003	004	005	006	007
000 1			-				į	i
010	mve	 	1		mvne	.		
030 1		<u> </u>	!			1	1	
050 060	csl	csr	; ;	i	sztl	sztr	empb	
070 🕹	mlr	mrl	1				cmpc	<u> </u>
100					S.O.W.	scmr	1	
120 130	scd	sedr			scm	SCMI		<u>_</u>
140 150			1		 sptr	; ; ,	!	
160	mvt	, 		lptr	tet	tctr		1
170 - 200	<u>i </u>		ad2d	sb2d	 		mp2d	dv2d
210 220	! !	; 	ad3d	sb3d	i ! !		mp3d	dv3d
230 _	<u>.</u>		lsdr		!			
240 250	spbp0	spri1	spbp2	spri3	ssdr	į		lptp
260 270]		 		ļ ļ 		
300 310	mvn easp1	btd eawp1	easp3	cmpn eawp3		dtb	i i	
320		!]	 	!	!	
330 . 340	<u> easp5</u> 	eawp5	easp7	eawp7 	1		 	
350 360	epbp0	epp1	epbp2 !	epp3	1	1	i 	
370	epbp4	epp5	epbp6	epp7	<u> </u>	!		
400 410	i	i ¦	1			1	1 1 1	
420 430	!	1	! !	1				
440	1	!	1	sareg	!			spl
450 460				lareg	;	į	1	lpl
470 500	l a9bd	a6bd	a4bd	abd	 	1		awd
510		s6bd	 s4bd	¦ ¦ sbd	 		; ;	swd
520 530	s9bd	<u> </u>	camp	<u>i</u>	<u> </u>	ara5	ara6	ara7
540 550	ara0	ara1	ara2	¦ ara3	¦ ara4 ¦	Ì	1	sptp
560	aar0	aar1	aar2	aar3	aar4	aar5	aar6	aar7
570 600	trtn	trtf	1		tmoz	tpnz	ttn	
610 620		1	i	i				
630 640	arn0	arn1	arn2	arn3	arn4	arn5	arn6	arn7
650	spbp4	spri5	spopó	spri7	nar4	nar5	nar6	nar7
660 670	nar0	nar1	nar2	nar3	1161 -	1	<u> </u>	
700 710		!	<u> </u>		i	i 	i	
720	1		į	İ	i 	!	1	
730 740		sar1	sar2	sar3	sar4	sar5	sar6	sar7
750 760	1	 lar1	lar2	 lar3	¦ sra ¦ lar4	lar5	lar6	lar7
770			i		lra		<u> </u>	

Table 1-3. Alphabetic Listing of Processor Instructions

Mnemonic	Code	Meaning
a4bd a6bd a9bd aar <u>N</u> abd	502(1) 501(1) 500(1) 56 <u>N</u> (1) 503(1)	Add 4-bit character displacement to AR Add 6-bit character displacement to AR Add 9-bit character displacement to AR Alphanumeric descriptor to ARN Add bit displacement to AR
absa ad2d ad3d ada adaq	212(0) 202(1) 222(1) 075(0) 077(0)	Absolute address to A register Add using two decimal operands Add using three decimal operands Add to A register Add to AQ register
ade adl adla adlaq adlq	415(0) 033(0) 035(0) 037(0) 036(0)	Add to E register Add low to AQ register Add logical to A register Add logical to AQ register Add logical to Q register
adlx <u>N</u> adq adwp0 adwp1 adwp2	02 <u>N</u> (0) 076(0) 050(0) 051(0) 052(0)	Add logical to index \underline{N} Add to Q register Add to word number field of PRO Add to word number field of PR1 Add to word number field of PR2
adwp3 adwp4 adwp5 adwp6 adwp7	053(0) 150(0) 151(0) 152(0) 153(0)	Add to word number field of PR3 Add to word number field of PR4 Add to word number field of PR5 Add to word number field of PR6 Add to word number field of PR7
adx <u>N</u> alr als ana anaq	06 <u>N</u> (0) 775(0) 735(0) 375(0) 377(0)	Add to index \underline{N} A register left rotate A register left shift AND to A register AND to AQ register
anq ansa ansq ansx <u>N</u> anx <u>N</u>	376(0) 355(0) 356(0) 34 <u>N</u> (0) 36 <u>N</u> (0)	AND to Q register AND to storage from A register AND to storage from Q register AND to storage from index \underline{N} AND to index \underline{N}
aos ara <u>N</u> arl arn <u>N</u> ars	054(0) 54 <u>N</u> (1) 771(0) 64 <u>N</u> (1) 731(0)	Add one to storage ${\tt AR\underline{N}}$ to alphanumeric descriptor A register right logical shift ${\tt AR\underline{N}}$ to numeric descriptor A register right shift
asa asq asx <u>N</u> awca awcq	055(0) 056(0) 04 <u>N</u> (0) 071(0) 072(0)	Add stored to A register Add stored to Q register Add stored to index \underline{N} Add with carry to A register Add with carry to Q register
awd bed btd call6 camp	507(1) 505(0) 301(1) 713(0) 532(1)	Add word displacement to AR Binary-to-BCD Binary-to-Decimal Call Clear associative memory paged

Mnemonic	Code	Meaning
cams cana canaq canq canx <u>N</u>	532(0) 315(0) 317(0) 316(0) 30 <u>N</u> (0)	Clear associative memory segmented Comparative AND with A register Comparative AND with AQ register Comparative AND with Q register Comparative AND with index $\underline{\bf N}$
cioc emg emk empa empaq	015(0) 405(0) 211(0) 115(0) 117(0)	Connect Compare magnitude Compare masked Compare with A register Compare with AQ register
cmpb cmpc cmpq cmpx <u>N</u>	066(1) 106(1) 303(1) 116(0) 10 <u>N</u> (0)	Compare bit strings Compare alphanumeric character strings Compare numeric Compare with Q register Compare with index \underline{N}
cnaa cnaaq cnaq cnax <u>N</u> cwl	215(0) 217(0) 216(0) 20 <u>N</u> (0) 111(0)	Comparative NOT with A register Comparative NOT with AQ register Comparative NOT with Q register Comparative NOT with index \underline{N} Compare with limits
csl csr dfad dfcmg dfcmp	060(1) 061(1) 477(0) 427(0) 517(0)	Combine bit strings left Combine bit strings right DP floating add DP floating compare magnitude DP floating compare
dfdi dfdv dfld dfmp dfrd	527(0) 567(0) 433(0) 463(0) 473(0)	DP floating divide inverted DP floating divide DP floating load DP floating multiply DP floating round
dfsb dfst dfstr dis div	577(0) 457(0) 472(0) 616(0) 506(0)	DP floating subtract DP floating store DP floating store rounded Delay until interrupt signal Divide integer
url dtb dufa dufm dufs	002(0) 305(1) 437(0) 423(0) 537(0)	Derail Decimal-to-binary convert DP unnormalized floating add DP unnormalized floating multiply DP unnormalized floating subtract
dv2d dv3d dvf eaa eaq	207(1) 227(1) 507(0) 635(0) 636(0)	Divide using two decimal operands Divide using three decimal operands Divide fraction Effective address to A register Effective address to Q register
easp0 easp1 easp2 easp3 easp4	311(0) 310(1) 313(0) 312(1) 331(0)	Effective address to segment number field of PRO Effective address to segment number field of PR1 Effective address to segment number field of PR2 Effective address to segment number field of PR3 Effective address to segment number field of PR4
easp5 easp6 easp7 eawp0 eawp1	330(1) 333(0) 332(1) 310(0) 311(1)	Effective address to segment number field of PR5 Effective address to segment number field of PR6 Effective address to segment number field of PR7 Effective address to word and bit fields of PR0 Effective address to word and bit fields of PR1

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

Mnemonic	<u>Code</u>	Meaning
eawp2 eawp3 eawp4 eawp5 eawp6	312(0) 313(1) 330(0) 331(1) 332(0)	Effective address to word and bit fields of PR2 Effective address to word and bit fields of PR3 Effective address to word and bit fields of PR4 Effective address to word and bit fields of PR5 Effective address to word and bit fields of PR6
eawp7 eax <u>N</u> epaq epbp0 epbp1	333(1) 62 <u>N</u> (0) 213(0) 350(1) 351(0)	Effective address to word number field of PR7 Effective address to index \underline{N} Effective pointer to AQ register Effective pointer at base to PR0 Effective pointer at base to PR1
epbp2 epbp3 epbp4 epbp5 epbp6	352(1) 353(0) 370(1) 371(0) 372(1)	Effective pointer at base to PR2 Effective pointer at base to PR3 Effective pointer at base to PR4 Effective pointer at base to PR5 Effective pointer at base to PR6
epbp7 epp0 epp1 epp2 epp3	373(0) 350(0) 351(1) 352(0) 353(1)	Effective pointer at base to PR7 Effective pointer to PR0 Effective pointer to PR1 Effective pointer to PR2 Effective pointer to PR3
epp4 epp5 epp6 epp7 era	370(0) 371(1) 372(0) 373(1) 675(0)	Effective pointer to PR4 Effective pointer to PR5 Effective pointer to PR6 Effective pointer to PR7 Exclusive OR to A register
ersq erq ersa ersq ersx <u>N</u>	677(0) 676(0) 655(0) 656(0) 64 <u>N</u> (0)	Exclusive OR to AQ register Exclusive OR to Q register Exclusive OR to storage with A register Exclusive OR to storage with Q register Exclusive OR to storage with index $\underline{\bf N}$
erx <u>N</u> fad fcmg fcmp fdi	66 <u>N</u> (0) 475(0) 425(0) 515(0) 525(0)	Exclusive OR to index \underline{N} Floating add Floating compare magnitude Floating compare Floating divide inverted
fdv fld fmp fneg fno	565(0) 431(0) 461(0) 513(0) 573(0)	Floating divide Floating load Floating multiply Floating negate Floating normalize
frd fsb fst fstr fszn	471(0) 575(0) 455(0) 470(0) 430(0)	Floating round Floating subtract Floating store Floating store rounded Floating set zero and negative indicators
gtb lar <u>N</u> lareg lbar lca	774(0) 76 <u>N</u> (1) 463(1) 230(0) 335(0)	Gray-to-binary convert Load AR <u>N</u> Load address registers Load base address register Load complement into A register
lcaq lcpr lcq lcx <u>N</u> lda	337(0) 674(0) 336(0) 32 <u>N</u> (0) 235(0)	Load complement into AQ register Load central processor register Load complement into Q register Load complement into index $\underline{\bf N}$ Load A register

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

Mnemonic	Code	Meaning
ldac ldaq ldbr lde ldi	034(0) 237(0) 232(0) 411(0) 634(0)	Load A register and clear Load AQ register Load descriptor base register Load E register Load indicator register
ldq ldqc ldt ldx <u>N</u> llr	236(0) 032(0) 637(0) 22 <u>N</u> (0) 777(0)	Load Q register Load Q register and clear Load timer register Load index <u>N</u> Long left rotate
lls lpl lpri lprp <u>N</u> lptp	737(0) 467(1) 173(0) 76 <u>N</u> (0) 257(1)	Long left shift Load pointers and lengths Load pointer registers from ITS pairs Load pointer register <u>N</u> from packed pointer Load page table pointers
lptr lra lreg lrl lrs	173(1) 774(1) 073(0) 773(0) 733(0)	Load page table registers Load ring alarm register Load registers Long right logical Long right shift
lsdp lsdr lxl <u>N</u> mlr mme1	257(0) 232(1) 72 <u>N</u> (0) 100(1) 001(0)	Load segment descriptor pointers Load segment descriptor registers Load index \underline{N} from lower Move alphanumeric left to right Master mode entry 1
mme2 mme3 mme4 mp2d mp3d	004(0) 005(0) 007(0) 206(1) 226(1)	Master mode entry 2' Master mode entry 3 Master mode entry 4 Multiply using two decimal operands Multiply using three decimal operands
mpf mpy mrl mve mvn	401(0) 402(0) 101(1) 020(1) 300(1)	Multiply fraction Multiply integer Move alphanumeric right to left Move alphanumeric edited Move numeric
mvne mvt nar <u>N</u> neg negl	024(1) 160(1) 66 <u>N</u> (1) 531(0) 533(0)	Move numeric edited Move alphanumeric with translation Numeric descriptor to AR <u>N</u> Negate (A register) Negate long (AQ register)
nop ora oraq orq orsa	011(0) 275(0) 277(0) 276(0) 255(0)	No operation OR to A register OR to AQ register OR to Q register OR to Storage from A register
orsq orsx <u>N</u> orx <u>N</u> puls1 puls2	256(0) 24 <u>N</u> (0) 26 <u>N</u> (0) 012(0) 013(0)	OR to storage from Q register OR to storage from index \underline{N} OR to index \underline{N} Pulse location 1 Pulse location 2
qlr qls qrl qrs recl	776(0) 736(0) 772(0) 732(0) 633(0)	Q register left rotate Q register left shift Q register right logical shift Q register right shift Read calendar clock

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

Mnemonic	Code	Meaning
reu ret rmem rpd rpl	613(0) 630(0) 233(0) 560(0) 500(0)	Restore control unit Return Read memory controller mask Repeat double Repeat link
rpt rser rsw rted s4bd	520(0) 413(0) 231(0) 610(0) 522(1)	Repeat Read system controller register Read switches Return control double Subtract 4-bit displacement from AR
s6bd s9bd sar <u>N</u> sareg sb2d	521(1) 520(1) 74 <u>N</u> (1) 44 <u>3</u> (1) 203(1)	Subtract 6-bit displacement from AR Subtract 9-bit displacement from AR Store ARN Store address registers Subtract using two decimal operands
sb3d sba sbar sbaq sbd	223(1) 175(0) 550(0) 177(0) 523(1)	Subtract using three decimal operands Subtract from A register Store base address register Subtract from AQ register Subtract bit displacement from AR
sbla sblaq sblq sblx <u>N</u> sbq	135(0) 137(0) 136(0) 12 <u>N</u> (0) 176(0)	Subtract logical from A register Subtract logical from AQ register Subtract logical from Q register Subtract logical from index N Subtract from Q register
sbx <u>N</u> scd scdr scm scmr	16 <u>N</u> (0) 120(1) 121(1) 124(1) 125(1)	Subtract from index \underline{N} Scan character double Scan character double reverse Scan with mask Scan with mask reverse
sepr seu sdbr smem smie	452(0) 657(0) 154(0) 553(0) 451(0)	Store central processor register Store control unit Store descriptor base register Set memory controller mask Set memory interrupt cells
spbp0 spbp1 spbp2 spbp3 spbp4	250(1) 251(0) 252(1) 253(0) 650(1)	Store segment base pointer of PRO Store segment base pointer of PR1 Store segment base pointer of PR2 Store segment base pointer of PR3 Store segment base pointer of PR4
spbp5 spbp6 spbp7 spl spri	651(0) 652(1) 653(0) 447(1) 254(0)	Store segment base pointer of PR5 Store segment base pointer of PR6 Store segment base pointer of PR7 Store pointers and lengths Store pointer registers as ITS pairs
spri0 spri1 spri2 spri3 spri4	250(0) 251(1) 252(0) 253(1) 650(0)	Store PRO as an ITS pair Store PR1 as an ITS pair Store PR2 as an ITS pair Store PR3 as an ITS pair Store PR4 as an ITS pair
spri5 spri6 spri7 sprp <u>N</u> sptp	651(1) 652(0) 653(1) 54 <u>N</u> (0) 557(1)	Store PR5 as an ITS pair Store PR6 as an ITS pair Store PR7 as an ITS pair Store pointer register <u>N</u> packed Store page table pointers

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

Mnemonic	<u>Code</u>	Meaning
sptr sra sreg ssa	154(1) 754(1) 753(0) 155(0)	Store page table registers Store ring alarm register Store registers Subtract stored from A register
sscr	057(0)	Set system controller register Store segment descriptor pointers
ssdp ssdr ssq ssx <u>N</u> sta	557(0) 254(1) 156(0) 14 <u>N</u> (0) 755(0)	Store segment descriptor pointers Store segment descriptor registers Subtract stored from Q register Subtract stored from index N Store A register
stac stacq staq stba stbq	354(0) 654(0) 757(0) 551(0) 552(0)	Store A register conditional Store A register conditional on Q register Store AQ register Store 9-bit characters of A register Store 9-bit characters of Q register
stc1 stc2 stca stcd stcq	554(0) 750(0) 751(0) 357(0) 752(0)	Store instruction counter + 1 Store instruction counter + 2 Store 6-bit characters of A register Store control double Store 6-bit characters of Q register
ste sti stq stt stx <u>N</u>	456(0) 754(0) 756(0) 454(0) 74 <u>N</u> (0)	Store E register Store indicator register Store Q register Store timer register Store index N
stz swca swcq swd sx1 <u>N</u>	450(0) 171(0) 172(0) 527(1) 44 <u>N</u> (0)	Store zero Subtract with carry from A register Subtract with carry from Q register Subtract word displacement from AR Store index \underline{N} in lower
szn sznc sztl sztr tct	234(0) 214(0) 064(1) 065(1) 164(1)	Set zero and negative indicators Set zero and negative indicators and clear Set zero and truncation indicators with bit string left Set zero and truncation indicators with bit string right Test character and translate
tctr teo teu tmi tmoz	165(1) 614(0) 615(0) 604(0) 604(1)	Test character and translate reverse Transfer on exponent overflow Transfer on exponent underflow Transfer on minus Transfer on minus or zero
tnc tnz tov tpl tpnz	602(0) 601(0) 617(0) 605(0) 605(1)	Transfer on no carry Transfer on nonzero Transfer on overflow Transfer on plus Transfer on plus and nonzero
tra trc trtf trtn tsp0	710(0) 603(0) 601(1) 600(1) 270(0)	Transfer Transfer on carry Transfer on truncation indicator off Transfer on truncation indicator on Transfer and set PRO

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

<u>Mnemonic</u>	<u>Code</u>	Meaning
tsp1 tsp2 tsp3 tsp4 tsp5	271(0) 272(0) 273(0) 670(0) 671(0)	Transfer and set PR4
	672(0) 673(0) 715(0) 70 <u>N</u> (0) 607(0)	Transfer and set PR6 Transfer and set PR7 Transfer and set slave Transfer and set index <u>N</u> Transfer on tally indicator off
ttn tze ufa ufm ufs	606(1) 600(0) 435(0) 421(0) 535(0)	Transfer on tally indicator on Transfer on zero Unnormalized floating add Unnormalized floating multiply Unnormalized floating subtract
xec	716(0) 717(0)	Execute Execute double

Instruction Address Modifiers

Instruction address modifiers are divided into four groups, as shown in Table 1-4. These are:

- Register
- RI Register then indirect IR Indirect then register IT Indirect then tally

Standard Modifiers:

Table 1-4. Standard Instruction Modifier Chart

	00	01	02	03	04_	05	06	07	Type
00	none	au	qu	du	ic	al	ql	¦ dl	¦ R
10	0	1 1	1 2	1 3	4	¦ 5	6	1 7	R
20	n*	au*	qu*	IPR	ic*	¦ al*	ql*	IPR	RI
30	0*	1 *	2*	3*	<u></u> 4 ∗	<u> 5*</u>	6*	7*	<u>L</u> RI
40	f1	itp	IPR	its	sd	scr	f2	f3	IT
50	ci	i	sc	ad	di	dic	¦ id	idc	IT
60	*n	*au	¦ * qu	#du	*ic	al *al	#ql	*dl	IR
70	* 0	*1	* 2	* 3	* 4	* 5	* 6	<u>*7</u>	IR

(where IPR means IPR fault if detected)

Special Modifiers:

<u>inst</u>	<u>tag</u>	meaning
scpr	00 01 06 20 40	Store APU history register Store fault register Store mode register and cache mode register Store CU history register Store OU history register Store DU history register
lepr	02 03 04 07	Load cache mode register Load O's into all history registers Load mode register Load 1's into all history registers

Multics Indirect Words

The Level 68 processor has two special indirect words that are active in Multics mode; the indirect-to-segment (ITS) pointer pair and the indirect-to-pointer (ITP) pointer pair. These words are recognized only when an RI or IR address modification references an even location.


ITS PAIR FORMAT

The indirect-to-segment (ITS) word pair is an indirect pointer to a segment in a Multics process. Segment offset and additional address modification are permitted.

PL/I Declaration (its.incl.pl1)

```
/* Even word */
declare 1 its
                       based aligned,
                       bit(3),
        (2 pad1
                       bit(15),
         2 segno
         2 ringno
                       bit(3),
                       bit(9),
         2 pad2
         2 its_mod
                       bit(6),
                       bit(18),
         2 offset
                                                      /* Odd word */
         2 pad3
                        bit(3),
         2 bit_offset bit(6),
         2 \text{ pad} \overline{4}
                       bit(3),
                       bit(6)) unaligned;
         2 mod
```

Even Word:



Odd Word:




Figure 1-2. ITS Pair Format

Legend:

SEGNO (its.segno) 15-bit segment number.

RN (its.ringno) a lower bound for the value of TPR.TRR (temporary ring register) for the address preparation involving this ITS pair.

and the first of the common of a first transfer that the first section is the first of the first section of the fi

(43)8 (its.its_mod) ITS modifier.

WORDNO (its.offset) word offset to be used in calculating the computed address within the segment.

BITNO (its.bit_offset) bit offset to be used in calculating the computed address within the segment.

MOD (its.mod) any valid instruction modifier.


ITP PAIR FORMAT

The indirect-to-pointer (ITP) word pair is similar to the ITS pair except that it specifies the number of a pointer register (PRNUM) that already contains a valid pointer to the segment to which access is desired.

PL/I Declaration (its.incl.pl1)

```
/* Even word */
declare 1 itp
                             based aligned,
        (2 pr_no
2 pad1
                             bit(3),
                             bit(27),
                             bit(6),
bit(18),
         2 itp_mod
                                                   /* Odd word */
         2 offset
                             bit(3),
         2 pad2
2 bit_offset
                             bit(6),
                             bit(3),
         2 pad3
                             bit(6)) unaligned;
         2 mod
```

Even Word:



Odd Word:




Figure 1-3. ITP Pair Format

Legend:

PRNUM (itp.pr_no) the number (0-7) of the pointer register to be used in the indirect reference.

(41)8 (itp.itp_mod) ITP modifier.

WORDNO (itp.offset) word offset as for ITS.

BITNO (itp.bit_offset) bit offset as for ITS.

MOD (itp.mod) any valid instruction modifier.

APPENDING UNIT FORMATS

After the CU has completed its address modifications, the processor appending unit (APU) converts the final virtual address (segment, page, and offset) to a 24-bit absolute store address, as required for the store access, when a store access is required.


Segment Descriptor Word Format

The segment descriptor word (SDW) pair contains information necessary to control the access to a segment by a process. The SDW for a segment is constructed from data in the directory entry for the segment and in the system segment table (SST) when the segment is faulted upon by the process. The SDW for segment \underline{N} (unique within the process) is placed at offset $\underline{2N}$ in the descriptor segment (dseg) of the process.

PL/I Declaration (sdw.incl.pl1)

```
dcl 1 sdw
                         based (sdwp) aligned, /* Even word */
   (2 add
                         bit(24),
    2 (r1, r2, r3)
                         bit(3),
                         bit(1),
    2 df
    2 df_no
                         bit(2),
    2 pad1
                         bit(1)
                                                  /# Odd word #/
    2 bound
                         bit(14),
                        bit(1),
    2 read
    2 execute
                         bit(1),
                         bit(1),
    2 write
                        bit(1),
    2 privileged
    2 unpaged
                        bit(1),
                        bit(1),
    2 entry_bound_sw
    2 cache
                        bit(1),
    2 entry_bound
                        bit(14)) unaligned;
```

Even Word:



Odd Word:




Figure 1-4. Segment Descriptor Word (SDW) Format

<u>Mask</u>	<u>Field</u>	Meaning
777777 U 770000 L	ADDR	(sdw.add) base address of segment (U=1) or segment page table (U=0).
007000	R 1	(sdw.r1) highest effective read/write ring.
000700	R2	(sdw.r2) highest effective read/execute ring.
000070	R3	(sdw.r3) highest effective call ring.
000004	F	<pre>(sdw.df) directed fault indicator. 1 = the necessary unpaged segment or segment page table is in memory. 0 = execute the directed fault specified in FC.</pre>
000003	FC	(sdw.df_no) the number of the directed fault (DF0-DF3) to be executed if $F=0$.
377770	BOUND	(sdw.bound) highest modulo 16 computed address (offset) that may be used in referencing the segment without causing an out_of_segment_bounds fault (ACV-OOSB).
000004	R	(sdw.read) read permission bit.
000002	E	(sdw.execute) execute permission bit (xec and xed excluded).
000001	W	(sdw.write) write permission bit.
400000	P	<pre>(sdw.privileged) privileged mode bit. 0 = privileged instructions cannot be executed in this segment. 1 = privileged instructions can be executed in this segment if it runs in ring 0.</pre>
200000	U	<pre>(sdw.unpaged) paged/unpaged bit. 0 = segment is paged and ADDR is the address of the page table. 1 = segment is unpaged and ADDR is the base address of the segment.</pre>
100000	G	<pre>(sdw.entry_bound_sw) gate indicator bit. 0 = any call from an external segment must be to an offset less than the value of CL. 1 = any valid segment offset may be called.</pre>
040000	С	<pre>(sdw.cache) cache control bit. 0 = words (operands or instructions) from this segment cannot be placed in the cache. 1 = words from this segment can be placed in the cache.</pre>
037777	CL	(sdw.entry_bound) call limiter. Any external call to this segment must be to an offset less than CL if G=0.

Page Table Word Format

The page table word (PTW) contains location and state information for a page of a paged segment. The PTWs for a paged segment are created in a free entry in the active segment table (AST) area of the SST when the segment is first referenced by some process. Subsequent segment faults by other processes reference the existing page table.

```
PL/I Declaration (ptw.incl.pl1)
dcl 1 ptw
                                 based (ptp) aligned,
bit(18) unaligned,
        2 add
        2 did
2 first
                                 bit(4) unaligned,
bit(1) unaligned,
        2 processed bit(1) unaligned,
2 unusable1 bit(2) unaligned,
2 phu bit(1) unaligned,
2 unusable2 bit(1) unaligned,
2 nypd bit(1) unaligned,
3 nypd bit(1) unaligned,
                                 bit(1) unaligned,
bit(1) unaligned,
bit(1) unaligned,
bit(1) unaligned,
bit(1) unaligned,
bit(1) unaligned,
bit(2) unaligned;
        2 phm
        2 phu1
        2 wired
        2 os
        2 df
        2 df_no
                                                                                                  2 2 2 2 2 2 2 2 2 3 3 3 3
1 2 3 4 5 6 7 8 9 0 1 2 3
        0
                                                                                                   DPO OUOYMQWSF FC
                                                                                         DID
                                        ADDR
                                                                               18
                                                                                                  4 1 1
                                                                                                                    2 1
                                                                                                                                2 1 1 1 1 1
```

Figure 1-5. Page Table Word (PTW) Format


<u>Mask</u>	<u>Field</u>	Meaning
777777 ·	ADDR	(ptw.add) modulo 64 page address if page is in store, or record number of page if page is not in store.
		For a 1024-word page size, the hardware ignores the four LSB of the in-main-memory page address.
740000	DID	(ptw.did) device identifier for device containing the page (used only by software).
020000	D	<pre>(ptw.first) paging device update delay bit (used only by software). 1 = page must not be written to paging device. 0 = page can be written to paging device.</pre>
010000	P	<pre>(ptw.processed) temporary bit used in post_purging (used only by software).</pre>
001000	U	<pre>(ptw.phu) used (referenced) bit (set by hardware). 1 = page has been used. 0 = page has not been used.</pre>
000200	Υ	<pre>(ptw.nypd) not yet on paging device bit (used only by hardware). 1 = page has not been updated to paging device. 0 = page has been updated to paging device.</pre>
000100	М	<pre>(ptw.phm) modified bit (set by hardware). 1 = page has been modified. 0 = page has not been modified.</pre>
000040	Q	(ptw.phu1) quantum bit (used only by software). 1 = page has been used during the quantum. 0 = page has not been used during the quantum.

<u>Mask</u>	<u>Field</u>	Meaning
000020	W	<pre>(ptw.wired) wired bit (used only by software). 1 = page is wired. 0 = page is not wired.</pre>
000010	S	<pre>(ptw.os) out of service bit (used only by software). 1 = page is out of service (I/O in progress). 0 = page is in service.</pre>
000004	F	<pre>(ptw.df) main memory bit (checked by hardware). 1 = page is in main memory. 0 = page is not in main memory. Execute directed fault FC.</pre>
000003	FC	(ptw.df_no) directed fault number for page fault (checked by hardware).

Descriptor Base Register Format

The descriptor base register (DBR) specifies the descriptor segment for the process. Because of the high degree of similarity between the SDW and the DBR data, the declaration for the SDW is used for the equivalent fields of the DBR data.

Even Word:



Odd Word:




Figure 1-6. Descriptor Base Register (DBR) Format

Legend:

ADDR (sdw.add) base address of descriptor segment (U=1) or descriptor segment page table (U=0).

BOUND (saw.bound) highest modulo 16 offset within the descriptor segment that will not cause an out-of-segment-bounds fault (ACV-OOSB). (This is twice the first out-of-bounds segment number.)

U (sdw.unpaged) paged/unpaged bit.
1 = descriptor segment is unpaged.
0 = descriptor segment is paged.

STACK (sdw.entry_bound) 12 MSB of the 15-bit stack segment number for the process. This field is referenced only by the "call6" instruction.

Associative Memory Formats

The processor contains two associative memories that greatly reduce the number of main store accesses required for the address preparation function. The degree of store access reduction depends on the degree of locality of reference of the procedure executing in the processor.


SDW ASSOCIATIVE MEMORY

The segment descriptor word associative memory (SDWAM) contains the SDWs and segment numbers for the 16 most recently used segments for the process currently using the processor. When a given segment is accessed, the SDWAM is queried with the segment number before a main memory access to the descriptor segment is made. If a match is found, the SDWAM returns the SDW and the need for the main memory access is obviated.

Because the SDWAM register holds an SDW with the directed-fault fields cleared, the data in main memory is described by the declaration for the SDW. Because the SDWAM match logic register is not used by Multics, there is no software declaration for the data in main memory.

The ssdr instruction stores the SDWAM registers in the following format:

SDWAM Register Upper Half:



SDWAM Register Lower Half:




Figure 1-7. SDW Associative Memory (SDWAM) Register Format

Legend:

ADDR (sdw.add) segment address as in SDW format (see Figure 1-4 above).

R1 (sdw.r1) read/write ring bracket as in SDW format.

R2 (sdw.r2) read/execute ring bracket as in SDW format.

R3 (sdw.r3) call ring bracket as in SDW format.

BOUND (sdw.bound) segment bound as in SDW format.

R,E,W,P, access control bits as in SDW format. U,G,C

CL (sdw.entry_bound) call limiter as in SDW format.

The ssdp instruction stores the SDWAM match logic registers in the following format:




Figure 1-8. SDW Associative Memory (SDWAM) Match Logic Register Format

Legend:

POINTER 15-bit effective segment number generated when this SDW was fetched from main memory.

F full/empty bit.

1 = this AM register contains a valid SDW.

0 = this AM register is empty.

USE usage count.

The "oldest" SDWAM entry has count 00 and the "newest" has count 17.

PTW ASSOCIATIVE MEMORY

The processor page table word associative memory (PTWAM) contains the in-main-memory addresses and the segment and page numbers of the 16 most recently used pages for the process currently using the processor. When a paged segment is accessed, the PTWAM is first queried with the segment and page number. If a match is found, the PTWAM returns the in-main-memory page address and the main memory access to the PTW is obviated.

Because the PTWAM register holds a PTW with some control bits cleared, the data in main memory is described by the declaration for the PTW. Because the PTWAM match logic register is not used by Multics, there is no software declaration for the data in main memory.

The sptr instruction stores the PTWAM registers in the following format:

PTWAM Register:




Figure 1-9. PTW Associative Memory (PTWAM) Register Format

ADDR (ptw.add) modulo 64 page address as in PTW format (see Figure 1-5 above).

M (ptw.phm) modified bit.
1 = page has been modified.
0 = page has not been modified.

PTWAM Match Logic Register:

The sptp instruction stores the PTWAM pointers in the following format:




Figure 1-10. PTW Associative Memory (PTWAM) Match Logic Register Format

Legend:

POINTER effective segment number as in SDWAM format (see Figure 1-8 above).

PAGENO page number to which this PTW refers.

For a 1024-word page size, the four LSB are forced to zero by the hardware.

F full/empty bit as in SDWAM format.

USE usage count as in SDWAM format.

DECIMAL UNIT FORMATS

The decimal unit (DU) is that portion of the processor hardware that executes the extended instruction set (EIS) instructions for bit- and character-string processing and for decimal arithmetic.

EIS Multiword Instruction Format

The EIS processor instructions occupy one, three or four words in memory depending upon the number of EIS data descriptors required for their execution. Single word EIS instructions have the same format as the basic instructions already described.

(There is no include file for the declaration of this data.)




Figure 1-11. EIS Multiword Instruction Format

VARIABLE Interpreted according to the requirements of the individual EIS instructions; contains MF2 and MF3 for the second and third data descriptors if needed.

OPCODE Instruction operation code.

I Interrupt inhibit bit.

MF1 Modification field for data descriptor 1.

EIS Data Descriptor Modification Field Format

Many of the EIS data descriptors required by EIS instructions will have a modification field (MF) in the first word of the multiword instruction. The MF fields contain additional address preparation information that cannot be contained in the data descriptor.

PL/I Declaration (derived from eis_bits.incl.alm)

```
dcl 1 mf based unaligned,
```

2 ar bit(1),

2 rl bit(1),

2 id bit(1),

2 reg bit(4);




Figure 1-12. EIS Data Descriptor Modification Field (MF) Format

<u>Key</u>	<u>Field</u>	Meaning
а	AR	<pre>(mf.ar) pointer register control in preparing addresses from this descriptor. 0 = pointer register not to be used. 1 = pointer register is used.</pre>
b ·	RL	<pre>(mf.rl) register length control. 0 = N field of the descriptor is operand length. 1 = N field of the descriptor is number of register containing operand length.</pre>
С	ID	<pre>(mf.id) indirect descriptor control. 0 = operand descriptor follows instruction word in its sequential location. 1 = operand descriptor location contains an indirect pointer to the descriptor.</pre>
	REG	<pre>(mf.reg) register number for R-type modification of ADDRESS of the descriptor. (see "EIS Instruction Address Modification Codes" below.)</pre>

EIS Data Descriptor Formats

The words occupying the data descriptor locations following an EIS instruction are either an indirect data descriptor pointers or any of the three EIS data descriptors.

INDIRECT DATA DESCRIPTOR POINTER FORMAT

(There is no include file for the declaration of this data.)




Figure 1-13. EIS Indirect Data Descriptor Pointer Format

Legend:

ADDRESS For A=0; 18-bit procedure segment address.
For A=1; 3-bit pointer register number and 15-bit signed word offset.

A Pointer register flag.

REG Address modification code. (see "EIS Instruction Address Modification Codes" below.)

BIT STRING DATA DESCRIPTOR FORMAT

(There is no include file for the declaration of this data.)




Figure 1-14. EIS Bit String Data Descriptor Format

Legend:

Given that this is descriptor \underline{n} :

ADDRESS For MF \underline{n} .AR=0; 18-bit procedure segment address. For MF \underline{n} .AR=1; 3-bit pointer register number and 15-bit signed word

offset.

C Character position offset within the word determined by ADDRESS. This count is in units of 9-bit characters.

B Bit position offset within the character determined by C.

N For MFn.RL=0; 12-bit bit count. For MFn.RL=1; eight "0" bits and 4-bit number of register containing bit count.

ALPHANUMERIC DATA DESCRIPTOR FORMAT

(There is no include file for the declaration of this data.)




Figure 1-15. EIS Alphanumeric Data Descriptor Format

Legend:

Given that this is descriptor \underline{n} :

ADDRESS For MFn.AR=0; 18-bit procedure segment address. For MFn.AR=1; 3-bit pointer register number and 15-bit signed word offset.

CN Character position offset within the word determined by ADDRESS. This count depends on the character size (TA) specified by the descriptor.

9-bit: character positions 0 to 3 are designated by 000,010,100,110 respectively. Other codes are invalid.

character positions 0 to 5 are designated by CN = 000 through

101. 110 and 111 are invalid.

character positions 0 to 7 are designated by ${\rm CN}$ = 000 through 4-bit:

111.

TΑ Alphanumeric character type code

> 00 = 9-bit character 01 = 6-bit character 10 = 4-bit character 11 = illegal (IPR fault)

For MFn.RL=0; 12-bit character count. N For MFn.RL=1; eight "0" bits and 4-bit number of register containing character count.

NUMERIC DATA DESCRIPTOR FORMAT

(There is no include file for the declaration of this data.)




Figure 1-16. EIS Numeric Data Descriptor Format

Legend:

Given that this is descriptor \underline{n} :

For MF \underline{n} .AR=0; 18-bit procedure segment address. For MF \underline{n} .AR=1; 3-bit pointer register number and 15-bit signed word ADDRESS offset.

CN Character position offset within the word determined by ADDRESS. This count is in units of the character size specified by the descriptor.

en la participa de la companya del companya de la companya del companya de la com

Τ Numeric character type code. 0 = 9-bit character

1 = 4-bit character

S Sign and decimal type code.

00 = Leading sign, floating point

01 = Leading sign, scaled

10 = Trailing sign, scaled

11 = No sign, scaled

SF Scaling factor.

For MFn.RL=0; 6-bit character count. For MFn.RL=1; two "0" bits and 4-bit number of register containing N character count.

The address modification codes used in the "REG" field of the EIS data descriptor modification field and the indirect data descriptor pointer and in the "N" field of the data descriptors are slightly different from those used in the basic instructions.

Octal	Basic	"REG" Type (1)	"N" Type
Code	"R" Type		MF <u>n</u> .RL=1 (2)
00 01 02 03 04 05 06 07 10 11 12 13 14 15 16	None au qu du ic al ql dl x0 x1 x2 x3 x4 x5 x6	None au qu du ic a q Invalid x0 x1 x2 x3 x4 x5 x6	Invalid (3) au qu Invalid Invalid a q Invalid x0 x1 x2 x3 x4 x5 x6 x7

(a) When the "REG" field of an indirect data descriptor pointer contains a register code, the specified register contents are interpreted as a word index value.

When the "REG" field of the EIS data descriptor modification field contains a register code, the specified register contents are interpreted as a character index value. The size of the character is specified by the data type given in the data descriptor.

When the descriptor word does not have an associated MF field in the instruction word, its format is identical to an indirect data descriptor.

The A and Q registers provide for indexing by values greater than the range of an 18-bit field. For address modification codes 05 and 06, low-order bits of the specified register are used as follows:

and a second program of the first figure and the first of the first of the first of

Bit strings	lowest	24	bits
4- and 6-bit characters	lowest	21	bits
9-bit characters	lowest	20	bits

All index values are taken as unsigned, positive integers.

- (b) Except in the cases of address modification codes 05 and 06, the full 18-bit extent of the specified register is used for the value of string length. For codes 05 and 06, the bit extents given in (a) above apply.
- (c) Invalid address modification codes cause an IPR fault.

EIS Data Formats

There are six valid formats for data intended for use by the DU: bit string data, three modes of alphanumeric data, and two modes of numeric data.

BIT STRING DATA FORMAT

The data is a string of contiguous bits starting anywhere in a word and having extent without regard to word or character boundaries.

(There is no include file for the declaration of this data.)




Figure 1-17. EIS Bit String Data Format

ALPHANUMERIC DATA FORMAT

The data is a string of 4, 6, or 9-bit characters starting at any character boundary and having extent without regard to word boundaries. In 4-bit mode, the "0" bits are \underline{not} part of the data. The DU skips over them in input data and inserts them in output data.

(There is no include file for the declaration of this data.)




Figure 1-18. EIS Alphanumeric Data Format, 4-bit Mode

The transfer of the company of the territory of the property of




Figure 1-19. EIS Alphanumeric Data Format, 6-bit Mode




Figure 1-20. EIS Alphanumeric Data Format, 9-bit Mode

NUMERIC DATA FORMAT

The data is a string of numeric digits starting at any digit boundary and having extent without regard to word boundaries. In 4-bit mode, the "0" bits are \underline{not} part of the data. The DU skips over them in input data and inserts them in output data.

(There is no include file for the declaration of this data.)




Figure 1-21. EIS Numeric Data Format, 4-Bit Mode

Legend:

Each D represents a digit, a sign, or an exponent, depending on the descriptor. The digits 0 through 9 are represented by a D of 0000 through 1001. A D of 1010 through 1111 where a digit is expected will cause an IPR fault; D's of 1010, 1011, 1100, 1110, and 1111 are interpreted as "+"; 1101 is interpreted as "-". The hardware always generates 1100 or 1011 for "+". If the descriptor indicates floating point, the last two D's form an 8-bit twos-complement exponent.




Figure 1-22. EIS Numeric Data Format, 9-Bit Mode

Each D represents a digit, a sign, or an exponent. For digits and signs, the low-order 4 bits are interpreted as in 4-bit mode. The hardware always generates octal 060 through 071 for digits, 053 for "+", and 055 for "-". If the descriptor indicates floating point, the low-order 8 bits of the last D is the twos-complement exponent.

DU Pointers and Lengths Format

The following is the format of the eight words of data stored by the spl instruction. The data reflects the exact state of execution of an EIS instruction by the DU. This same data is reloaded into the DU by the lpl instruction.

(There is no include file for the declaration of this data.)




Figure 1-23. DU Pointers and Lengths Format, Word 0

- Z All bit string instruction results are zero.
- \emptyset Negative overpunch found in 6-4 expanded move.
- CH TALLY The number of characters examined by the SCAN, TCT, or TCTR instruction (up to the interrupt or match).




Figure 1-24. DU Pointers and Lengths Format, Word 1




Figure 1-25. DU Pointers and Lengths Format, Word 2

- D1 PTR Address of last double word accessed by descriptor 1. Bits 17-23 (bit address) valid only for initial access.
- TA Alphanumeric type (bits 21-22) of descriptor 1.
- I DU interrupted flag; a copy of the MIF fault indicator. This bit is not reloaded by lpl.
- F First time. Data in descriptor 1 is valid.
- A Descriptor 1 is active.




Figure 1-26. DU Pointers and Lengths Format, Word 3

Legend:

LEVEL The difference in the count of characters loaded into the CPU and characters stored back from the CPU.

D1 RES The count of characters remaining in descriptor 1.




Figure 1-27. DU Pointers and Lengths Format, Word 4

Company of the Control of the Contro

Legend:

D2 PTR Address of the last double word accessed by descriptor 2. Bits 17-23 (bit address) valid only for initial access.

TA Alphanumeric type (bits 21-22) of descriptor 2.

R The last cycle performed must be repeated. This bit is \underline{not} reloaded by lpl.

F First time. Data in descriptor 2 is valid.

A Descriptor 2 is active.




Figure 1-28. DU Pointers and Lengths Format, Word 5

Legend:

D2 RES The count of characters remaining in descriptor 2.




Figure 1-29. DU Pointers and Lengths Format, Word 6.

Legend:

D3 PTR Address of the last double word accessed by descriptor 3. Bits 17-23 (bit address) valid only for initial access.

TA Alphanumeric type (bits 21-22) of descriptor 3.

R The last cycle performed must be repeated. This bit is $\underline{\text{not}}$ reloaded by lpl.

F First time. Data in descriptor 3 is valid.

A Descriptor 3 is active.

JMP Number of words to skip to find the next instruction following this multiword instruction.




Figure 1-30. DU Pointers and Lengths Format, Word 7

D3 RES The count of characters remaining in descriptor 3.

PROCESSOR HISTORY REGISTER FORMATS

Each of the major units of the processor has a set of 16 history registers to store fields and flags from the last 16 execution cycles from that unit. Data is stored in these registers with the scpr instruction.


CU History Register Format

The control unit history registers (CU-HR) show the conditions in the CPU control unit for the last 16 CU cycles. Data is entered into the CU history registers at the end of each CU cycle. The last entry shown in a dump of the history registers is the last entry made. True multicycle instructions (such as lpri, lreg, rcu, etc.) will have an entry for each of their cycles.

PL/I Declaration (history_regs.incl.pl1)

```
based(cuhrp) aligned, /* Even word */
del 1 cuhr
                                                                               bit(1),
               (2 pia
                   2 poa
                                                                               bit(1),
                                                                               bit(1),
                   2 riw
                                                                               bit(1),
                   2 siw
                   2 pot
                                                                               bit(1),
                                                                               bit(1),
                   2 pon
                                                                               bit(1),
                   2 raw
                                                                               bit(1),
                   2 saw
                                                                               bit(1),
                   2 trgo
                                                                               bit(1),
                   2 xde
                                                                               bit(1),
                    2 xdo
                                                                                bit(1),
                    2 ic
                                                                               bit(1),
                    2 rpts
                                                                                bit(1),
                    2 wi
                                                                                bit(1),
                     2 ar
                                                                                bit(1),
                     2 nxip
                                                                                bit(1),
                     2 nflt
                                                                                bit(1),
                     2 np
                     2 inst
                                                                                bit(18),
                                                                                                                                                                                                   /* Odd word */
                                                                                bit(18),
                     2 addr
                                                                                bit(5),
                     2 pcmd
                     2 psl
2 xec_int
                                                                                bit(4),
                                                                                bit(1),
                     2 ins fetch bit(1),
                                                                                 bit(1),
                     2 cus
                                                                                 bit(1),
                     2 ous
                                                                                 bit(1),
                     2 cul
                                                                                 bit(1),
                     2 oul
                                                                                bit(1),
                      2 dir
                                                                                bit(1),
bit(1)) unaligned;
                      2 npcb
                      2 pib
                                                                                                                                                                                                                 The state of the s
```

Even Word:



Odd Word:




Figure 1-31. CU History Register Format

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
400000 200000 100000 040000 020000	a b c d e	PIA POA RIW SIW POT	<pre>(cuhr.pia) preparing instruction address. (cuhr.poa) preparing operand address. (cuhr.riw) requesting indirect word. (cuhr.siw) restoring indirect word. (cuhr.pot) preparing operand tally.</pre>
010000 004000 002000 001000 000400	f g h i	PON RAW SAW TRGO XDE	<pre>(cuhr.pon) preparing operand no tally. (cuhr.raw) requesting read-alter-rewrite word. (cuhr.saw) restoring read-alter-rewrite word. (cuhr.trgo) transfer GO (conditions met). (cuhr.xde) executing xed from even ICT.</pre>
000200 000100 000040 000020 000010	k 1 m n	XDO IC RPTS WI AR F/E	<pre>(cuhr.xdo) executing xed from odd ICT. (cuhr.ic) executing odd instruction of the pair. (cuhr.rpts) executing a repeat operation. (cuhr.wi) waiting for instruction fetch. (cuhr.ar) 1 = Address register has valid data.</pre>
000004	р	XIP	(cuhr.nxip) NOT preparing XIP address.
000002	q	FLT	(cuhr.nflt) NOT preparing fault address.
000001 777400 000200	r	BASE OPCODE I	(cuhr.np) NOT slave (BAR) mode. (cuhr.inst, bits 1-10) current operation code. (cuhr.inst, bit 11) interrupt inhibit bit as in Figure 1-41.
000100		P	(cuhr.inst, bit 12) pointer register flag as in Figure 1-41.
000077		TAG	(cuhr.inst, bits 13-16) current address modifier as in Figure 1-41. This modifier is replaced by the contents of the TAG fields of indirect words as they are fetched during indirect chains.
777777 760000 017000		ADDRESS CMD SEL	(cuhr.addr) value of the current computed address. (cuhr.pemd) modulo 2 SCU command. (cuhr.psl) port select bits. (Invalid for CP6090 and CP6100 unless ports A through D are selected.)

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
000400	s	XEC-INT	<pre>(cuhr.xec_int) an interrupt is present. (cuhr.inst_fetch) performing an instruction fetch. (cuhr.cus) CU store cycle. (cuhr.ous) OU store cycle. (cuhr.cul) CU load cycle.</pre>
000200	t	INS-FETCH	
000100	u	CU-STORE	
000040	v	OU-STORE	
000020	w	CU-LOAD	
000010	х	OU-LOAD	(cuhr.oul) OU load cycle. (cuhr.dir) direct cycle.
000004	У	DIRECT	
000002	Z	PC-BUSY	(cuhr.npcb) port control logic not busy. (cuhr.pib) port interface busy.
000001	*	BUSY	


OU History Register Format

The operations unit history registers (OU-HR) show the conditions in the CPU operations unit for the last 16 OU cycles. Data is entered at the end of each OU operation or at the occurrence of a fault. The last entry shown in a dump of the OU history registers is the last entry made. The OU and CU history registers run asynchronously.

```
PL/I Declaration (history_regs.incl.pl1)
```

```
/* Even word */
             based(ouhrp) aligned,
dcl 1 ouhr
            bit(9),
   (2 nopc
             bit(1),
    2 itw
    2 ntg
             bit(3),
             bit(1),
    2 cmod
             bit(1),
    2 dir
             bit(2),
    2 efad
    2 pad0
             bit(1),
             bit(9),
    2 rp
             bit(1),
    2 opbf
    2 frpf
             bit(1),
             bit(1),
    2 srf
    2 fgin
             bit(1),
             bit(1),
    2 fgos
    2 fgd1
2 fgd2
             bit(1),
             bit(1),
             bit(1),
    2 fgoe
             bit(1),
    2 fgoa
                                     /* Odd word */
             bit(1),
    2 fgom
    2 fgon
             bit(1),
             bit(1),
    2 fgof
             bit(1),
    2 fstr
             bit(1),
    2 dn
             bit(1),
     2 an
             bit(1),
     2 gn
             bit(1),
     2 x0n
             bit(1),
     2 x1n
             bit(1),
     2 x2n
     2 x3n
             bit(1),
             bit(1),
     2 x4n
             bit(1),
     2 x5n
     2 x6n
             bit(1),
             bit(1),
     2 x7n
             bit(3),
bit(18)) unaligned;
     2 pad1
     2 ict
```

Even Word:



Odd Word:




Figure 1-32. OU History Register Format

<u>Mask</u>	<u>Kev</u>	<u>Field</u>	Meaning
777776		RP REG	primary OU operation register. RP REG receives the instruction operation code and other data from the CU during the CU instruction cycle while the OU may be be busy with a prior operation. RP REG is further substructured as described below.
777000		OP CODE	(ouhr.nopc) the nine MSB of the operation code for the instruction. Basic (non-EIS) operations do not involve bit 27; hence, the 9-bit field is
000400	а	9 CHAR	sufficient to define the operation code. (ouhr.itw) character size for IT mods. 0 = 6-bit character. 1 = 9-bit character.
000340	b,c,d	TAG1,2,3	(ouhr.ntg) three LSB of the modifier of the instruction. This field may contain a character position for an IT character modifier.
000020	е	CR FLG	(ouhr.cmod) character operation flag.
000010 000006	f	DR FLG EAC	<pre>(ouhr.dir) direct operation flag. (ouhr.efad) effective address counter for lreg/sreg instructions.</pre>
777000		RS REG	(ouhr.rp) secondary OU operation register. OP CODE is moved from RP REG to RS REG during the operand fetch and is held until completion of the instruction.
000400 000200	g h	RB1 FULL RP FULL	(ouhr.opbf) OP CODE buffer full. (ouhr.frpf) RP REG full.
000100 000040 000020 000010 000004	i j k l m	RS FULL GIN GOS GD1 GD2	(ouhr.srf) RS REG full. (ouhr.fgin) first cycle for all OU operations. (ouhr.fgos) second cycle for OU multi-ops. (ouhr.fgd1) first divide cycle. (ouhr.fgd2) second divide cycle.
000002 000001 400000 200000 100000	n o p q r	GOE GOA GOM GOF	(ouhr.fgoe) exponent compare cycle. (ouhr.fgoa) mantissa alignment cycle. (ouhr.fgom) general OU cycle. (ouhr.fgon) normalize cycle. (ouhr.fgof) final OU cycle.
040000	s	STR OP	(ouhr.fstr) OU store data available.

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
020000	t	DA-AV	(ouhr.dn) data not available.
010000	Ā	A-REG	(ouhr.an) A register not in use.
004000	\overline{Q}	Q-REG	(ouhr.qn) Q register not in use.
002000	ō	XO-RG	(ouhr.x0n) X0 not in use.
001000	1	X1-RG	(ouhr.x1n) X1 not in use.
000400	2	X2-RG	(ouhr.x2n) X2 not in use.
000200	3	X3-RG	(ouhr.x3n) X3 not in use.
000100	4	X4-RG	(ouhr.x4n) X4 not in use.
000040	5	X5-RG	(ouhr.x5n) X5 not in use.
000020	6	X6-RG	(ouhr.x6n) X6 not in use.
000010	7	X7-RG	(ouhr.x7n) X7 not in use.
777777		ICT TRACKER	(ouhr.ict) the CU ICT value carried as the current offset to the PSR. Since the CU and OU run asynchronously and overlap is usually enabled, the value of ICT TRACKER may not be the address of the OU instruction currently being executed.

DU History Register Format

The decimal unit history registers (DU-HR) show the conditions in the DU for the last 16 $\underline{\text{CU}}$ cycles (since the DU and CU run synchronously). The format is specified as a collection of 72 separate bits since fields are not defined. A minus sign (-) preceding the flag name indicates that the complement of the flag is shown. Unused bits are stored as binary "1"s.

```
PL/I Declaration (history_regs.incl.pl1)
```

```
based(duhrp) aligned,
dcl 1 duhr
                                                                                             bit(1),
                 (2 pol
                                                                                             bit(1),
                       2 pop
                       2 ndesc
                                                                                             bit(1),
                                                                                             bit(1),
                        2 seladr
                       2 dlendr
                                                                                             bit(1),
                                                                                             bit(1),
                        2 dfrst
                                                                                             bit(1),
                        2 exr
                        2 ldfrst
                                                                                             bit(1),
                                                                                              bit(1),
                        2 dulea
                                                                                              bit(1),
                        2 dusea
                                                                                             bit(1),
                        2 redo
                                                                                                                                                                                                 and the second of the second o
                                                                                              bit(1),
                        2 wcws
                                                                                              bit(1),
                        2 exh
                                                                                              bit(1),
                        2 eseq
                                                                                              bit(1),
                        2 einst
                                                                                              bit(1),
                        2 durw
                                                                                               bit(1),
                        2 pradb0
                                                                                              bit(1),
                         2 pradb1
                                                                                               bit(3),
                         2 aidesc
                          2 wrd
                                                                                               bit(1),
                                                                                               bit(1),
                          2 nine
                                                                                               bit(1),
                          2 six
                                                                                               bit(1),
                          2 four
                                                                                               bit(1),
                          2 bit
```

```
bit(4),
2 du_pad1
2 samplint bit(1),
2 sdmpilit bit(1),
2 sfcsq bit(1),
2 adjlen bit(1),
2 intind bit(1),
2 inhibste1 bit(1),
2 du_pad2 bit(1),
2 duidl
2 deldgt
                    bit(1),
                   bit(3),
bit(1),
2 nopl1
2 nopgl1
2 nopl2
                    bit(1),
                    bit(1),
2 nopg12
                    bit(1),
                   bit(1),
bit(1),
bit(1),
2 aoplg1
2 aoplg2
2 lrwrg1
2 lrwrg2
2 dataav
                   bit(1),
                    bit(1),
2 rw1rl
2 numstg
                    bit(1),
bit(1),
2 anstg
                   bit(1),
2 opav
2 endseq
2 len128
2 charop
                    bit(1),
                   bit(1),
                   bit(1),
bit(1),
2 anpk
                   bit(1),
2 exmop
2 blnk
2 du_pad3
                   bit(1),
                   bit(1),
                   bit(1),
bit(1),
2 \text{ bde}
2 dbe
                    bit(1),
2 shft
                   bit(1),
                   bit(1),
bit(1),
2 flt
2 rnd
                   bit(1),
2 addsub
2 multdiv
                   bit(1),
                   bit(1),
bit(4))unaligned;
2 expon
2 du_pad4
```

<u>Mask</u>	<u>Bit</u>	<u>Field</u>	Meaning
400000	0	- FPOL	<pre>(duhr.pol) preparing operand length. (duhr.pop) preparing operand pointer. (duhr.ndesc) need descriptor.</pre>
200000	1	- FPOP	
100000	2	- NEED-DESC	
040000	3	- SEL-ADR	<pre>(duhr.seladr) select address register. (duhr.dlendr) length equals direct. (duhr.dfrst) descriptor being processed for first time.</pre>
020000	4	- DLEN=DIRECT	
010000	5	- DFRST	
004000	6	- FEXR	(duhr.exr) extended register modification.
002000	7	- DLAST-FRST	(duhr.ldfrst) last cycle of DFRST. (duhr.dulea) DU load.
001000	8	- DDU-LDEA	
000400	9	- DDU-STAE	(duhr.dusea) DU store.
000200	10	- DREDO	(duhr.redo) redo operation without
000100	11	- DLVL <wd-sz< td=""><td>pointer and length update. (duhr.wcws) load with count less than word size.</td></wd-sz<>	pointer and length update. (duhr.wcws) load with count less than word size.
000040	12	- EXH	<pre>(duhr.exh) exhaust. (duhr.eseq) end of sequence. (duhr.einst) end of instruction.</pre>
000020	13	DEND-SEQ	
000010	14	- DEND	
000004	15	- DU=RD+WRT	(duhr.durw) DU write-back.
000002	16	- PTRAOO	(duhr.pradb0) PR address bit 0.
000001	17	- PTRAO1	(duhr.pradb1) PR address bit 1.

Mask	<u>Bit</u>	<u>Field</u>	Meaning
400000 200000 100000	18 19 20	FA/I1 FA/I2 FA/I3	<pre>descriptor 1 active. descriptor 2 active. descriptor 3 active. (FA/I1,2,3 collected into duhr.aidesc)</pre>
040000 020000 010000	21 22 23	- WRD - NINE - SIX	(duhr.wrd) word operation. (duhr.nine) 9-bit character operation. (duhr.six) 6-bit character operation.
004000 002000 001000	24 25 26	- FOUR - BIT	(duhr.four) 4-bit byte operation. (duhr.bit) single bit operation. not used.
000400 000200 000100	27 28 29		not used. not used. not used.
000040	30	FSAMPL	(duhr.samplint) sample for midinstruction interrupt.
000020	31	- DFRST-CT	(duhr.sfcsq) specified first count of a sequence.
000010	32	- ADJ-LENGTH	(duhr.adjlen) adjust length.
000004 000002 000001	33 34 35	INTRPTD - INHIB	<pre>(duhr.intind) midinstruction interrupt. (duhr.inhibstc1) inhibit STC1. not used.</pre>
400000 200000 100000	36 37 38	DUD - GDLDA - GDLDB	(duhr.duidl) DU idle. descriptor load gate a. descriptor load gate b.
040000	39	- GDLDC	<pre>descriptor load gate c. (GDLDA,B,C collected as duhr.dcldgt)</pre>
020000	40	NLD1	(duhr.nopl1) prepare alignment count for first numeric operand load.
010000	41	GLDP1	(duhr.nopgl1) numeric operand one load gate.
004000	42	NLD2	(duhr.nopl2) prepare alignment count for second numeric operand load.
002000	43	GLDP2	(duhr.nopgl2) second numeric operand load gate.
001000	44	ANLD1	(duhr.aoplg1) first alphanumeric operand load gate.
000400	45 .	ANLD2	(duhr.aoplg2) second alphanumeric operand load gate.
000200	46	LDWRT1	(duhr.lrwrg1) first load rewrite register gate.
000100	47	LDWRT2	(duhr.lrwrg2) second load rewrite register gate.
000040 000020	48 49	- DATA-AVLDU WRT1	<pre>(duhr.dataav) DU data available. (duhr.rwirl) first rewrite register loaded.</pre>
000010	50	GSTR	(duhr.numstg) numeric store gate.
000004 000002	51 52	ANSTR FSTR-OP-AV	(duhr.anstg) alphanumeric store gate. (duhr.opav) operand available to be stored.
000001	53	- FEND-SEQ	(duhr.endseq) end sequence flag.
400000 20000 100000	54 55 56	- FLEN<128 FGCH FANPK	(duhr.len128) length less than 128. (duhr.charop) character operation gate. (duhr.anpk) alphanumeric packing cycle gate.
040000 020000	57 58	FEXMOP FBLNK	(duhr.exmop) execute MOP gate. (duhr.blnk) blanking gate.

<u>Mask</u>	<u>Bit</u>	<u>Field</u>	Meaning
010000	59		not used.
004000	60	DGBD	(duhr.bde) binary-to-decimal execution gate.
002000	61	DGDB	(duhr.dbe) decimal-to-binary execution gate.
001000	62	DGSP	(duhr.shft) shift procedure gate.
000400 000200 000100	63 64 65	FFLTG FRND DADD-GATE	<pre>(duhr.flt) floating result flag. (duhr.rnd) rounding flag. (duhr.addsub) add/substract execute gate.</pre>
000040	66	DMP+DV-GATE	<pre>(duhr.multdiv) multiply/divide execution gate.</pre>
000020	67	DXPN-GATE	(duhr.expon) exponent network execution
000010	68		gate. not used.
000004 000002 000001	69 70 71		not used. not used. not used.


APU History Register Format

The appending unit history registers (APU-HR) show the conditions in the CPU APU for the last 16 address preparation cycles in appending mode.

PL/I Declaration (history_regs.incl.pl1)

```
dcl 1 apuhr
                 based(aphrp) aligned,
                                             /* Even word */
                 bit(15),
   (2 esn
    2 bsy
2 fdsptw
                 bit(2),
                 bit(1),
                 bit(1),
    2 mdsptw
                 bit(1),
    2 dfsdw
    2 fptw
                 bit(1),
    2 fptw2
2 mptw
                 bit(1),
                 bit(1),
    2 fanp
                 bit(1),
                 bit(1),
    2 fap
2 sdwmf
                 bit(1),
                 bit(4),
    2 sdwamr
    2 ptwmf
2 ptwamr
                 bit(1),
                 bit(4),
    2 flt
                 bit(1),
                                             /* Odd word */
    2 add
                 bit(24),
    2 trr bit(3),
2 apu_pad0 bit(3),
                 bit(1),
    2 cache
    2 apu_pad1 bit(3),
    2 flthld bit(1),
2 apu_pad2 bit(1))unaligned;
```

Even Word:



Odd Word:




Figure 1-33. APU History Register Format

Legend:

<u>Mask</u>	<u>Kev</u>	<u>Field</u>	Meaning
777770 000006	a,b	ESN BSY	<pre>(apuhr.esn) effective segment number generated. (apuhr.bsy) data source for ESN. 00 = from PSR. 01 = from SNR. 10 = from TSR. 11 = not used.</pre>
000001	С	FDSTPW	(apuhr.fdsptw) descriptor segment PTW fetch. (apuhr.mdsptw) descriptor segment PTW
400000	d	MDSPTW	(apuhr.mdsptw) descriptor segment FIW modification.
200000	е	FSDWP	(apuhr.dfsdw) SDW fetch from paged descriptor segment.
100000	f	FPTW	(apuhr.fptw) PTW fetch.
040000	g h	FPTW2	(apuhr.fptw2) PTW+1 fetch (prepaging).
020000		MPTW	(apuhr.mptw) PTW modification. (apuhr.fanp) final address fetch from unpaged
010000	i	FANP	(apuhr.fanp) final address fetch from unpaged segment.
004000	j	FAP	(apuhr.fap) final address fetch from paged segment.
002000 001700	k	SDWAMM SDWAMR	(apuhr.sdwmf) SDWAM match ocurred. (apuhr.sdwamr) SDWAM register number for SDWAMM=1.
000040	1	PTWAMM	(apuhr.ptwmf) PTWAM match ocurred.
000036		PTWAMR	(apuhr.ptwamr) PTWAM register number for PTWAMM=1. (apuhr.flt) acv or dftn fault on this cycle.
000001	m	FLT	(apunr. 11t) aev or drum radio on onle of erec
777777 U		ADD	(apuhr.add) 24-bit final address from this cycle.
770000 L 007000 000040 000002	n o	TRR CA FHLD	(apuhr.trr) ring number from this cycle. (apuhr.cache) segment is encacheable. (apuhr.flthld) an acv or dftn is waiting.

FAULT DATA

The processor has 32 active faults in Multics mode and 16 active faults in $GCOS\ mode$.

Processor Faults

The fault vector is located at 100(8) and the fault pair for each fault is at 2*0CT relative to 100(8).

Table 1-5. Processor Fault Numbers

<u>Oct</u>	<u>Dec</u>	F/I ADDR in SCU data	<u>Name</u>	<u>Mr</u>	nemonic	<u>Priority</u>	Group	<u>Mode</u>
0 1 2 3	0 1 2 3	01 03 05 07	Shutdown Store Master Mode Entry Fault Tag 1	1	sdf str mme1 ftg1	27 10 11 17	VII IV V V	M/G M/G M/G M/G
4 5 6 7	4 5 6 7	11 13 15 17	Timer Runout Command Derail Lockup		tro emd drl luf	26 9 15 5	VI IV V IV	M/G M/G M/G M/G
10 11 12 13	8 9 10 11	21 23 25 27	Connect Parity Illegal Procedure Op Not Complete		con par ipr onc	25 8 16 4	VII V II	M/G M/G M/G M/G
14 15 16 17	12 13 14 15	31 33 35 37	Startup Overflow Divide Check Execute		suf ofl dvck exc	1 7 6 2	I III III I	M/G M/G M/G M/G
20 21 22 23	16 17 18 19	4 1 43 45 47	Directed Fault 0 Directed Fault 1 Directed Fault 2 Directed Fault 3		dft0 dft1 dft2 dft3	20 21 22 23	VI VI VI	M M M M
24 25 26 27	21 22	51 53 55 57	Access Violation Master Mode Entry Master Mode Entry Master Mode Entry	3	mme3	24 12 13 14	VI V V	M M M
30 31 32 33	26	61 63 65 67	Fault Tag 2 Fault Tag 3 Unassigned Unassigned		ftg2 ftg3	18 19	V V	M M
34 35 36 37		71 73 75 77	Unassigned Unassigned Unassigned Trouble		trb	3	II	M

Fault Register Format

The CPU fault register contains the conditions in the CPU for several of the hardware faults. The register is stored and cleared by the scpr (tag 01) command. The data is stored into the word pair at location Y and the contents of Y+1 are cleared.

Because the fault register is not used by Multics, there is no software declaration for the data in main memory.




Figure 1-34. Processor Fault Register Format

<u>Mask</u>	<u>Kev</u>	<u>Field</u>	Meaning
400000 200000 100000 040000 020000	a b c d e	ILL OP ILL MOD ILL SLV ILL PROC NEM	illegal operation code. illegal modifier. illegal slave procedure. all other illegal procedures. nonexistent address.
010000 004000 002000 001000 000400	f g h i j		out of bounds. write inhibit processor parity upper. processor parity lower. connect to port A.
000200 000100 000040 000020 000010	k l m n	\$CON B \$CON C \$CON D DA ERR1 DA ERR2	connect to port B. connect to port C. connect to port D. CPU/SC sequence error 1. CPU/SC sequence error 2.
000003 U 600000 L 170000 007400 000360 000010	р	IAA . IAB IAC IAD CPAR DIR	coded illegal action, port A. coded illegal action, port B. coded illegal action, port C. coded illegal action, port D. cache directory parity.
000004 000002 000001	q r s	CPAR STR CPAR IA CPAR BLK	cache storage parity. illegal action on store. cache block parity.

MISCELLANEOUS REGISTER FORMATS

Store Control Unit Data Format

The following is the format of the eight words stored by the scu instruction (the SCU data). The fields marked with (*) are \underline{not} restored by the restore control unit (reu) instruction.

PL/I Declaration (mc.incl.pl1)

```
3 sdwm
3 sd_m
5 ptwm
7 pt ap
7 pt ap
8 sdwn
8 sdwn
8 sdwn
8 sdwn
8 sdwp
9 ptw
8 fan
8 fan
8 fab
8 fan
9 fab
9 fab
                            bit(1),
bit(1),
bit(1),
                             bit(1),
                             bit(1),
                            bit(1),
bit(1),
                             bit(1),
                             bit(1),
                            bit(1),
                            bit(1),
bit(1),
bit(1),
                             bit(3),
2 fault_entr
                                                                                   /* continued below */
0
       0 0
 PRR
                                  PSR
                                                                |a|b|c|d|e|f|g|h|i|j|k|1|m|n|o| FCT
       3
                                                            15 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
```

Figure 1-35. SCU Data Format, Word 0

<u>Mask</u>	<u>Kev</u>	<u>Field</u>	Meaning
700000 077777 200000 100000	b c	PRR PSR XSF * SDWM	(scu.ppr.prr) procedure ring register. (scu.ppr.psr) procedure segment register. (scu.apu.xsf) external segment flag. (scu.apu.sdwm) match on SDWAM.
040000 020000 010000 004000 002000	d e f g h	* SD-ON * PTWM * PT-ON * PI-AP * DSPTW	(scu.apu.sd_on) SDWAM enabled. (scu.apu.ptwm) match on PTWAM. (scu.apu.pt_on) PTWAM enabled. (scu.apu.pi_ap) instruction fetch append cycle. (scu.apu.dsptw) fetch descriptor segment PTW.
001000 000400 000200 000100 000040	i j k l m	* SDWNP * SDWP * PTW * PTW2 * FAP	(scu.apu.sdwnp) fetch SDW, unpaged. (scu.apu.sdwp) fetch SDW, paged. (scu.apu.ptw) fetch PTW. (scu.apu.ptw2) fetch prepage PTW. (scu.apu.fap) fetch final address, paged.
000020 000010 000007	n o	* FANP * FABS FCT	(scu.apu.fanp) fetch final address, unpaged. (scu.apu.fabs) fetch final address, absolute. (scu.fault_cntr) number of unsuccessful attempts to execute the instruction.
2 fd	<u>.</u>	h:+(1)	/* Word 1 */
3 iro 3 oeb 3 e_off 3 orb 3 r_off 3 owb 3 w_off 3 no_ga 3 ocb 3 ocall 3 boc 3 inret		<pre>bit(1), bit(1), /pre>	

```
bit(1),
  3 crt
                      bit(1),
  3 ralr
  3 rair
3 am_er
3 oosb
3 paru
3 parl
3 onc_1
                      bit(1),
                      bit(1),
                      bit(1),
                      bit(1),
bit(1),
  3 onc_2
                      bit(1),
2 port_stat,
                       bit(4),
  3 ial
3 iac
                      bit(3),
bit(3),
   3 con_chan
                       bit(5),
2 fi_num
                       bit(1),
2 fi_flag
```

/* continued below */

(Also see declaration for scux in mc.incl.pl1)




Figure 1-36. SCU Data Format, Word 1

<u>Mask</u>	<u>Key</u>	<u>Field</u>	flt addr	Meaning
400000	a	* IRO	51(acv)	(scu.fd.iro) illegal ring order.
200000	b	* OEB * IOC	51(acv) 25(ipr)	(scu.fd.oeb) out of execute bracket. (scux.fd.ioc) illegal op code.
100000	С	* E-OFF * IA+IM	51(acv) 25(ipr)	<pre>(scu.fd.e_off) execute bit is off. (scux.fd.ia_am) invalid address or modifier.</pre>
040000	d	* ORB * ISP	51(acv) 25(ipr)	(scu.fs.orb) out of read bracket. (scux.fd.isp) invalid slave procedure.
020000	е	* R-OFF * IPR	51(acv) 25(ipr)	<pre>(scu.fd.r_off) read bit is off. (scux.fd.ipr) all other illegal procedure.</pre>
010000	f	* OWB * NEA	51(acv) 03(str)	(scu.fd.owb) out of write bracket. (scux.fd.nea) nonexistent address.
004000	g	* W-OFF * OOB	51(acv) 03(str)	(scu.fd.w_off) write bit is off. (scux.fd.oobb) out of bounds.
002000	h	* NO GA	51(acv)	(scu.fd.no_ga) not a gate, or out-of-call limiter.
001000	i	* OCB	51(acv)	(scu.fd.ocb) out of call bracket.
000400	j	* OCALL	51(acv)	(scu.fd.ocall) outward call.
000200	k	* BOC	51(acv)	(scu.fd.boc) bad outward call.
000100 000040	1 m	* INRET * CRT	51(acv) 51(acv)	(scu.fd.inret) inward return. (scu.fd.crt) cross ring transfer.

<u>Mask</u>	<u>Key</u>	<u>Field</u>	<u>flt addr</u>	Meaning
000020	n	* RALR	51(acv)	(scu.fd.ralr) ring alarm.
000010	0	* AM-ER	51(acv)	(scu.fd.am_er) associative memory error.
000004	р	* 00SB	51(acv)	(scu.fd.oosb) out of segment bounds.
000002	q	* PARU	23(par)	(scu.fd.paru) processor parity upper.
000001	r	* PARL	23(par)	(scu.fd.parl) processor parity lower.
400000	s	* ONC1	27(onc)	(scu.fd.onc_1) SC/CPU sequence error #1.
200000	t	* ONC2	27(onc)	(scu.fd.onc_2) SC/CPU sequence error #2.
170000		* IA	any IA	<pre>(scu.port_stat.ial) SC illegal action lines. (see "SC Illegal Action Codes" in Section II.)</pre>
007000		* IACHN	any IA	<pre>(scu.port_stat.iac) illegal action CPU port.</pre>
000700		* CNCHN	21(con)	(scu.port_stat.con_chan) connect (CIOC) CPU port.
000076		* F/I ADDR	any	<pre>(scu.fi_num) modulo 2 fault/interrupt vector address.</pre>
000001	u	* F/I	any	<pre>(scu.fi_flag) fault/interrupt bit. 0 = interrupt caused the data to be stored. 1 = fault caused the data to be stored.</pre>




Figure 1-37. SCU Data Format, Word 2

TRR (seu.tpr.trr) temporary ring register.

TSR (scu.tpr.tsr) temporary segment register.

* CPU (scu.cpu_no) CPU number (from maintenance panel switches.)

DELTA (scu.delta) address increment for repeats.

```
/* Word 3 */
                  bit(18),
2 word3
2 tsr_stat,
  3 tsna,
    4 prn
4 prv
                  bit(3),
                  bit(1),
  3 tsnb,
                  bit(3),
    4 prn
                  bit(1),
    4 prv
  3 tsnc,
                  bit(3),
     4 prn
                  bit(1),
     4 prv
                                                    /* continued below */
                  bit(6),
2 tpr_tbr
                                                                  2 3
                                                         2 2
                                       1 1
0
                                                                  9
0
                                                                      TEMP BIT
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                                                    TSNB
                                                              TSNC
                                           TSNA
                                                                  1
                                                                                6
                                      18
                                                ш
                                                         4
```

Figure 1-38. SCU Data Format, Word 3

TSNA (scu.tsr_stat.tsna...) temporary pointer register number for non-multiword instruction operands or temporary pointer register number for operand descriptor 1 of multiword instructions.

TSN(n)(0-2) pointer register number. TSN(n)(3) 1 = TSN(n)(0-2) is valid.

TSNB (scu.tsr_stat.tsnb...) temporary pointer register number for operand descriptor 2 of multiword instructions.

TSNC (scu.tsr_stat.tsnc...) temporary pointer register number for operand descriptor 3 of multiword instructions.

TEMP BIT (scu.tpr_tbr) contents of BITNO field of current ITS, ITP, or (if an EIS decimal instruction) ADR pointer.

```
/* Word 4 */
                                                                                                                                   bit(18),
2 ilc
  2 ir,
                                                                                                                                    bit(1),
                    3 zero
                                                                                                                                    bit(1),
                   3 neg
                                                                                                                                    bit(1),
                    3 carry
                                                                                                                                    bit(1),
                   3 ovfl
                                                                                                                                    bit(1),
                    3 eovf
                   3 eufl
                                                                                                                                    bit(1),
                                                                                                                                     bit(1),
                   3 oflm
                  3 tro
                                                                                                                                     bit(1),
                                                                                                                                     bit(1),
                    3 par
                    3 parm
                                                                                                                                      bit(1),
                                                                                                                                                                                                                       and the control of the profit of the profit of the control of the 
                    3 bm
                                                                                                                                     bit(1),
                    3 tru
                                                                                                                                      bit(1),
                                                                                                                                      bit(1),
                     3 mif
                                                                                                                                      bit(1),
                     3 abs
                                                                                                                                      bit(4),
                    3 pad
```




Figure 1-39. SCU Data Format, Word 4

regend.			
<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
777777 400000 200000 100000 040000	a b c d	ICT ZERO NEG CARY OVFL	<pre>(scu.ilc) instruction counter. (scu.ir.zero) zero indicator. (scu.ir.neg) negative indicator. (scu.ir.carry) carry indicator. (scu.ir.ovfl) overflow indicator.</pre>
020000 010000 004000 002000 001000	e f g h i	EOVF EUFL OFLM TRO PAR	<pre>(scu.ir.eovf) exponent overflow indicator. (scu.ir.eufl) exponent underflow indicator. (scu.ir.oflm) overflow mask indicator. (scu.ir.tro) tally runout indicator. (scu.ir.par) parity error indicator.</pre>
000400	j	PARM	(scu.ir.parm) parity mask indicator.
000200	k	ВМ	(scu.ir.bm) BAR mode indicator. If bit is set, CPU is not in BAR (GCOS slave)
000100 000040 000020	l m n	TRU MIF ABS	mode. (scu.ir.tru) EIS truncation indicator. (scu.ir.mif) midinstruction fault interrupt (EIS). (scu.ir.abs) absolute mode.
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	, rf rpt rd rl pot pon xdo poa rfi its if	<pre>bit(18), bit(1), bit(6))</pre>	/* Word 5 */ unaligned, /* continued below */
0			1 1 1 2 2 2 2 2 2 2 2 2 3 3 7 8 9 0 1 2 3 4 5 6 7 8 9 0 5
		COMPUTED ADDRES	S abcdefghijkl CT HOLD
			18 1 1 1 1 1 1 1 1 1 1 1 6

Figure 1-40. SCU Data Format, Word 5

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
777777		* COMPUTED .	ADDRESS (scu.ca) effective address value (offset) used in the last address preparation cycle.
400000	а	RF	(scu.cu.rf) first cycle of a repeat operation.
200000	b	RPT	(scu.cu.rpt) executing a repeat.
100000	С	RD	(scu.cu.rd) executing a repeat double.
040000	d	RL	(scu.cu.rl) executing a repeat link.
020000	е	POT	(scu.cu.pot) prepare operand tally. This flag is on until the indirect word of an IT indirect cycle is successfully fetched.
010000	f	PON	(scu.cu.pon) prepare operand notally. This flag is on until the indirect word of a "return" type instruction is successfully fetched. It indicates that there is no indirect chain even though an indirect fetch is being done.
004000	g	XDE	(scu.cu.xde) execute double from even ICT.
002000	h	XDO	(scu.cu.xdo) execute double from odd ICT.
001000	i	ITP	(scu.cu.poa) ITP cycle.
000400	j	RFI	(scu.cu.rfi) restart this instruction at RCU time.
000300	k	ITS	(scu.cu.its) executing ITS indirect cycle.
000100	1	IF	(scu.cu.if) fault occurred during instruction fetch.
000077		CT HOLD	(scu.tag) contents of the "remember modifier" register.
2 ev	en_inst	bit (36),	/* Word 6 - continued below */




Figure 1-41. SCU Data Format, Word 6

Legend:

ADDRESS current effective 18-bit address.

OPCODE current operation code.

I interrupt inhibit bit.
0 = interrupts permitted.
1 = interrupts inhibited.

P pointer register flag.

- 0 = Do not use a pointer register for this address preparation cycle. If in appending mode, ADDRESS is an 18-bit offset relative to the procedure segment as specified in PPR.
- 1 = Decode ADDRESS(0,2) as the number of a pointer register to be used in this address preparation cycle. ADDRESS(3-17) is an offset relative to the base of the segment specified in the pointer register.

TAG current address modifier.

Word 6 is the contents of the "working instruction register" and reflects conditions at the exact point of address preparation when the fault/interrupt occurred. Each instruction of the current pair is moved to this register before actual address preparation begins. At the time this word is stored, it may no longer be identical to the original instruction fetched from memory.




Figure 1-42. SCU Data Format, Word 7

Legend:

ADDRESS address as in word 6.

OPCODE operation code as in word 6.

I interrupt inhibit bit as in word 6.

P pointer register flag as in word 6.

TAG address modifier as in word 6.

Word 7 is the contents of the "instruction holding register". It contains the odd word of the last instruction pair fetched from main memory if word 6 contains the even word. Primarily because of store overlap, this instruction is not necessarily paired with the instruction in word 6.

S. 1. 1820 .

Read Switches Data Format

The read switches (rsw) instruction provides the ability to interrogate various switches on the processor maintenance and configuration panels. The LSD (bits 15-17) of the instruction address field is used to select the switches to be read. Data is placed in the A register.

rsw xxxxx0:

This is unformatted data; hence, there is no software declaration for the data in main memory.




Figure 1-43. rsw xxxxx0 Data Format

rsw xxxxx2:

PL/I Declaration (rsw.incl.pl1)




Figure 1-44. rsw xxxxx2 Data Format

<u>Key</u>	<u>Field</u>	Meaning
	FLT BASE	(rsw_2.fault_base) seven MSB of the 12-bit fault base address.
x		reserved for future use (presently 0).
а		<pre>cache option (not declared). 0 = enabled 1 = disabled</pre>
b		extended memory option (not declared). 0 = enabled 1 = disabled
c,d		"01" for EIS cabinet. (keys c,d,e,f,g collected as rsw_2.id)

```
<u>Key</u>
           <u>Field</u>
                      Meaning
 е
                      EIS option.
                      0 = enabled.
                      1 = disabled.
                      (keys c,d,e,f,g collected as rsw_2.id)
 f
                      memory speed option.
                      0 = slow.
                      1 = fast.
                      (keys c,d,e,f,g collected as rsw_2.id)
 g
                      overlap option.
                      0 = no overlap.
                      1 = overlap.
                      (keys c,d,e,f,g collected as rsw_2.id)
          CPU
                      (rsw_2.processor_num) processor number.
rsw xxxxx1/3:
For this operation, 1 = ports A, B, C, D and 3 = ports E, F, G, H.
PL/I Declaration (rsw.incl.pl1)
dcl 1 rsw_13
(2 port_info (0:3),
                             aligned based (rswp),
                             bit(3),
      3 port_assignment
      3 port_enable
                             bit(1),
      3 initialize_enable
                             bit(1),
                             bit(1),
      3 interlace_enable
      3 mem_size
                             bit(3)) unaligned;
    0
                     0 0
                                         1 1
```

PORT A/E | PORT B/F | PORT C/G | PORT D/H

R |a|b|c| MEM | ADR |a|b|c| MEM | ADR |a|b|c| MEM | ADR |a|b|c| MEM

3 1 1 1 3 3 1 1 1 3 3 1 1 1 3 3 1 1 1 3

Figure 1-45. rsw xxxxx1/3 Data Format

<u>Kev</u>	<u>Field</u>	Meaning
	ADR	<pre>(rsw_13.port_info.port_assignment) setting of address assignment switches for port.</pre>
a		(rsw_13.port_info.port_enable) port enabled flag.
р		<pre>(rsw_13.port_info.initialize_enable) initialize control flag.</pre>
С		(rsw_13.port_info.interlace_enabled) interlace enabled flag.

```
follows:
                          000
                                    32K
                                    64K
                          001
                                   96K <u>or</u> 160K
128K
                          010
                          011
                                    512K
                           100
                           101
                                    1024K
                                    2048K
                           110
                                    256K
                           111
rsw xxxxx4:
PL/I Declaration (rsw.incl.pl1)
                      aligned based (rswp),
dcl 1 rsw 4
  (2 mbz1
                      bit(13),
   2 port_interlace (0 : 7),
                      bit(1),
     3 four
                      bit(1),
     3 half_controller
                      bit(7)) unaligned;
    2 mbz2
                         0
                         2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9

T A | E | C | D | E | F | G | H |
    0
   |a|b|a|b|a|b|a|b|a|b|a|b|a|b|a|b|
```

(rsw_13.port_info.mem_size) coded memory size determined as

Figure 1-46. rsw xxxxx4 Data Format

13 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Legend:

<u>Ке у</u>	Field	Meaning
	А,В,,Н	tags for the eight processor ports.
а		<pre>(rsw4.port_interlace.four) interlace mode for port. 1 = 4-word_interlace, if interlace enabled for port. 0 = 2-word_interlace, if interlace enabled for port.</pre>
þ		<pre>(rsw4.port_interlace.half_controller) memory range for port. 0 = full range. 1 = half range, but "size" is taken as full.</pre>

Mode Register and Cache Mode Register Formats

Meaning

Field

MEM

Key

The mode register and cache register contain several dynamic CPU and cache conditions and program accessible controls. The cache mode register is loaded with the lcpr (tag 02) instruction, and the mode register is loaded with the lcpr (tag 04) instruction. The scpr (tag 06) stores the mode register and the cache mode register in a word pair.

```
PL/I Declaration (mode_reg.incl.pl1)
                                           /* Even word */
             based(mrp) aligned,
dcl 1 mrg
            bit(15),
   (2 ffv
    2 pad0 bit(1),
            bit(1),
    2 top
            bit(1),
    2 tam
                                           /* See switch bits below */
    2 opess bit(10),
    2 teuov bit(1),
    2 scuop bit(1),
           bit(1),
    2 ehr
    2 ehrrs bit(1),
    2 test bit(1),
    2 pad1 bit(2),
2 emr bit(1)) unaligned;
                based(mrp) aligned,
bit(18),
                                        /* Switch bits in opess */
dcl 1 mrg_sw
   (2 pad0
    2 scuolin bit(1),
                bit(1),
    2 ssolin
    2 ssdpar
                bit(1),
    2 sszacpar bit(1),
                bit(2),
    2 stm
    2 svm
                bit(2)
                bit(10))unaligned;
    2 pad3
(The following is derived from cache_mode_reg.incl.alm)
                                                     /* Odd word */
                            based aligned,
del 1 emr
                            bit(15),
   (2 address_mask
    2 dir_parity
                            bit(1),
                            bit(1),
    2 level_full
                            bit(1),
    2 pad1
    2 cache_1_on
2 cache_2_on
                            bit(1),
                            bit(1),
    2 operands_from_cache bit(1),
                            bit(1),
    2 inst_from_cache
                            bit(1),
    2 pad2
                            bit(1),
    2 cache_to_reg_mode 2 store_aside
                            bit(1),
                            bit(1),
    2 column_full
                            bit(2),
    2 rro_mask
                            bit(6),
    2 pad3
                            bit(2))unaligned;
    2 luf_reg_mask
                                   1 1 1 1 1
4 5 6 7 8
     0
                                    c|d|e|f|g|0 0|h|
                                    10|a|b|
                                                   OPCODE
                  FFV
                                                              10 1 1 1 1 1
                                  15 1 1 1
```

Figure 1-47. Mode Register Format




Figure 1-48. Cache Mode Register Format

<u>Key</u>	<u>Field</u>	Meaning
	FFV	(mrg.ffv) the "floating fault vector" address. This address consists of the 15 MSB of the modulo 8 base address of four word pairs. These floating faults are generated by other conditions settable by the mode register.
a	OC TRAP	(mrg.top) trap on OPCODE match. (See "Notes" below.) If this bit is set and OPCODE matches the operation code of the instruction for which an address is being prepared (including indirect cycles), generate the second floating fault (xed FFV 2).
b	ADR TRAP	(mrg.tam) trap on FFV match. (See "Notes" below.) If this bit is set and the contents of the address register of the CPU match the setting of the address switches on the maintenance panel, generate the fourth floating fault (xed FFV 6).
	OPCODE	(mrg.opcss) opcode upon which to trap. If either bit 16 (key a) or bit 29 (key d) is set, interpret bits 18-27 as an opcode value. If both bit 16 and bit 29 are not set and bit 32 (key g) is set, interpret bits 18-27 as follows:

- bit meaning
- 18 (mrg_sw.scuolin) set CU overlap inhibit. The CU waits for the OU to complete execution of the even instruction before it begins address preparation for the associated odd instruction. The CU also waits for the OU to complete execution of the odd instruction before it fetches the next instruction pair.
- 19 (mrg_sw.ssolin) set store overlap inhibit. The CU waits for completion of a current memory fetch (read cycles only) before requesting a memory access for another fetch.
- 20 (mrg_sw.ssdpar) set store incorrect data parity. The CU causes incorrect data parity to be sent to the SC for the next data store instruction and then resets bit 20.
- 21 (mrg_sw.sszacpar) set store incorrect ZAC parity. The CU causes incorrect zone-address-command (ZAC) parity to be sent to the SC for each memory cycle of the next data store instruction and resets bit 21 at the end of the instruction.

С

đ

22,23 (mrg_sw.stm) set timing margins. If bit 32 (key g) is set and the margin control switch on the CPU maintenance panel is in program position, set CPU timing margins as follows:

22.33	margin
0,0	normal
0,1	slow
1,0	normal
1.1	fast

24,25 (mrg_sw.svm) set +5 voltage margins. If bit 32 (key g) is set and the margin control switch on the CPU maintenance panel is in the program position, set +5 voltage margins as follows:

24,25	<u>margin</u>
0,0	normal
0,1	low
1,0	high
1,1	normal

26,27 not used

(mrg.tcuov) trap on CU-HR count overflow. (See "Notes" below.)

If this bit is set and bit 30 (key e) is set and the CU-HR counter overflows, generate the third floating fault (xed FFV|4). Further, if bit 31 (key f) is set, reset bit 30, locking the history registers. An lcpr instruction setting bit 28 resets the CU-HR counter to zero.

- O-C ¢ (mrg.scuop) strobe CU-HR on OPCODE match.

 If this bit and bit 30 (key e) are set and the operation code of the current instruction matches OPCODE, strobe the CU-HR on all CU cycles (including indirect cycles).
- e STROBE ¢ (mrg.ehr) enable history registers.

 If this bit is set, all history registers are strobed at appropriate points in the various CPU cycles. If this bit is reset or bit 35 (key h) is reset, all history registers are locked. This bit is reset with an lcpr instruction providing a 0 bit, an one fault, and, conditionally, by other faults (see bit 31 (key f) below). Once reset, the bit must be set with an lcpr instruction providing a 1 bit before the history registers again become active.
- f FAULT (mrg.ehrrs) history register lock control.

RESET If this bit is set, reset bit 30, locking the history registers, for the following faults and conditions:

luf Lockup Fault
par Parity Fault
cmd Command Fault
str Store Fault
ipr Illegal Procedure Fault
sdf Shutdown Fault
OPCODE trap
CU-HR counter overflow trap
Address match trap

<u>Key</u>	<u>Field</u>	Meaning
g	¢ VOLTAGE	(mrg.test) test mode indicator. This bit is set whenever the TEST/NORMAL switch on the maintenance panel is in TEST position and is reset otherwise. It serves to enable the program control of voltage and timing margins.
h	MR ENABLE	(mrg.emr) enable mode register. When this bit is set, all other bits and controls of the mode register are active. When this bit is reset, the mode register controls are disabled.
	CACHE DIR	ADDRESS (cmr.address_mask) cache block address from cache directory.
i	PAR BIT	(cmr.dir_parity) cache directory parity bit.
j	LEV FUL	(cmr.level_full) cache level is full.
k	CSH1 ON	(cmr.cache $_1$ on) first two columns of the cache are enabled.
1	CSH2 ON	(cmr.cache_2_on) second two columns of the cache is enabled.
m	OPND ON	(cmr.operands_from_cache) cache is enabled for operands.
n	INST ON	<pre>(cmr.inst_from_cache) cache is enabled for instructions.</pre>
0	CSH REG	<pre>(cmr.cache_to_reg_mode) enabled cache/register.</pre>
р	STR ASD	(cmr.store_aside) store aside enabled.
q	COL FUL	(cmr.column_full) column is full.
· r	RRO A	round robin counter, bit A.
s	RRC B	round robin counter, bit B. (RRO A, E collected as cmr.rro_mask)
t	LUF MSB	lockup timer setting, most significant bit.
u	LUF LSB	lockup timer setting, least significant bit. (LUF MSB,LSB collected as cmr.luf_reg_mask)

Notes

- These traps (address match, OPCODE match, CU-HR counter overflow) occur after completion of the next odd instruction following their detection. They are handled as Group $\overline{\text{VII}}$ faults in regard to servicing and inhibition. The complete Group $\overline{\text{VII}}$ priority sequence is:
 - 1 con
 - 2 tro

 - 4 OPCODE trap
 - 5 CU-HR counter overflow

 - 6 Address match trap 7 External interrupts
- The COL FUL, RRO A, RRO B, and CACHE DIR ADDRESS fields reflect 2. different locations in cache depending on the final (absolute) address of the scpr instruction storing this data.

SECTION II

SERIES 60 SYSTEM CONTROLLER AND MEMORY

This section gives the format of the program accessible registers of the Series 60 Level 66 Controller (SCU), the Level 68 System Controller (SC), and their associated memory.

SYSTEM CONTROLLER ILLEGAL ACTION CODES

The following are illegal action codes for the SC.

<u>Code</u>	<u>Priority</u>	CPU flt	<u>Name</u>
00 01 02 03	5 1 ·	12(cmd) 02(str) 12(cmd)	no illegal action. unassigned. nonexistent address. stop on condition. (Level 68 only)
04 05 06 07	12 11 10	12(cmd) 22(par) 22(par) 22(par)	unassigned. data parity, store to SC. data parity in store. data parity in store and store to SC.
10 11 12 13	4 13 3 7	12(cmd) 12(cmd) 12(cmd) 02(str)	not control. (Level 68 only) port not enabled. illegal command. store not ready.
14 15 16 17	2 6 8 9	22(par) 22(par) 22(par) 22(par)	ZAC parity, active module to SC. data parity, active module to SC. ZAC parity, SC to store. data parity, SC to store.
00 02 	12 5	12(cmd) 02(str) 12(cmd)	no illegal action. not used by system controller. nonexistent address. not used.
05 06 07	10 9 8	12(cmd) 22(par) 22(par) 22(par)	not used. data parity, store to SCU. data parity in store. data parity in store and store to SCU.
11 12 13	11 2 5	12(cmd) 12(cmd) 12(cmd) 02(str)	not used. port masked. illegal command. store not ready.
14 15 16 17	1 4 6 7	22(par) 22(par) 22(par) 22(par)	ZAC parity, active module to SCU. data parity, active module to SCU. ZAC parity, SCU to store unit. data parity, SCU to store unit.

SYSTEM CONTROLLER REGISTERS FORMAT

The read system controller register instructions and set system controller register (rscr and sscr) provide the ability to read several registers in SCs and SCUs. The effective absolute address of the instruction selects the SC (or SCU) to be referenced by referring to the port address assignment switches. Bits 3-14 of the instruction address are sent to the SC (or SCU) to specify the register to be referenced. Bits 15-17 are not interpreted since they are used in port selection for normal data and instruction fetches when port interlace is being used. The rscr instruction reads data into the combined A and Q registers of the processor. The sscr instruction sets data from the A and Q registers.

System Controller Mode Register (rscr/sscr 00000X)

```
PL/I declaration (scr.incl.pl1)
                                aligned,
dcl 1 scr_mr
                                bit(50),
   (2 pad1
                                bit(4),
    2 identification
    2 TS_strobe_margin
2 GO_strobe_margin
                                bit(2),
                                bit(2),
    2 ANSWER_strobe_margin bit(2),
                                bit(2),
    2 DA_Strobe_margin
    2 EOC_strobe_margin
2 PLUS_5_VOLT_margin
2 parity_override
                                bit(2),
                                bit(2),
                                bit(1),
                                bit(1),
    2 parity_disable
                                bit(1),
     2 store_IA_disable
                                bit(1),
     2 ZAC_parity_error
                                bit(1)
     2 SGR_accepted
                                bit(1)) unal:
     2 pad2
Upper Half (A register):
     0
                         ALL ZEROS
Lower Half (Q register):
                                4 5
                                  0
                                                      MODE REG
                                      ID
             ZEROS
```

Figure 2-1. Controller Mode Register (rscr/sscr 00000X) Data Format

these fields are used only by T&D.


MODE REG

REGISTERS FORMAT 2-2 AN87

System Controller Configuration Switches (rscr/sscr 00001X)

Note that the configuration switches of an SC cannot be set.

PL/I Declaration (scr.incl.pl1) /* Upper half */ del 1 ser_efg1 aligned, bit(3), bit(3), (2 mode_a 2 bdry_a 2 mode_b bit(3), bit(3), 2 bdry_b 2 int bit(1), bit(1), 2 lwr 2 addr_offset 2 port_no bit(2),bit(4), (0:7) bit(2), 2 port_enable (4) bit(9)) unaligned; /* Lower half */ 2 pima Upper Half (A register): 1 2 2 2 2 2 2 2 2 2 2 3 9 0 1 2 3 4 5 6 7 8 9 0 1 1 1 1 1 1 n 0 0 0 0 0 0 F G Н |MOD A BND A MOD B BND B a b ADR PORT В Ε D 4 3 1






Figure 2-2. SC Configuration Switches (rscr 00001X) Data Format

<u>Kev</u>	<u>Field</u>	Meaning	
	MOD A/B	<pre>(scr_cfg1.mode_a/b) state of store A/B. 000 = online. 001 = in test. 010 = offline.</pre>	
	BND A/B	(scr_cfg1.bdry_a/b) size of memory in store A/B. 000 = 32K. 001 = 64K. 011 = 128K. 111 = 256K.	
а		<pre>(scr_cfg1.int) interlace flag. 0 = stores are not interlaced. 1 = stores are interlaced.</pre>	
b		<pre>(scr_cfg1.lwr) low-order store flag. 0 = store A is low order. 1 = store B is low order.</pre>	

```
Meaning
              <u>Field</u>
<u>Key</u>
                             (scr_cfg1.addr_offset) setting of ADDRESS CONTROL OFFSET
              ADR
                             switch.
                             00 = no offset.
                             01 = 16K offset.
                             10 = 32K \text{ offset.}
                             11 = 64K offset.
                             (scr_cfg1.port_no) 4-bit port number of the SC port through
               PORT
                             which the rscr instruction was received. Port 8 (1000) is
                             the maintenance panel.
                             (scr_cfg1.port_enable) port state for each of the eight SC
               A, B...H
                             ports.
                             00 = port disabled.
                             01 = port in program control.
                             11 = port enabled.
               MASK A,..., MASK D
                             (scr_cfg1.pima) EXECUTE INTERRUPT MASK ASSIGNMENT (EIMA) switch settings, i.e., port assignment for each of the four execute interrupt masks. The assigned port corresponds to the bit position within the field. Absence of a bit indicates that the mask is not assigned. Port 8 is the
                              maintenance panel.
```

PL/I declaration (scr.incl.pl1)

```
aligned,
del 1 ser_efg2
                             bit(9),
   (2 mask_a_assign
                             bit(1),
    2 a_online
    2 a1_online
                             bit(1),
    2 b_online
                             bit(1)
                             bit(1),
    2 bl_online
                             bit(4),
    2 port_no
                             bit(1),
    2 pad1
                             bit(1)
    2 mode
                             bit(1),
    2 nea_enabled
    2 nea
                             bit(7),
                             bit(1),
    2 int
                             bit(1),
    2 lwr
                             bit(4),
    2 port_mask_0_3
2 mask_b_assign
                             bit(9),
                             bit(12),
    2 pad2
                             bit(7),
    2 cyclic_prior
                             bit(4),
bit(4)) unal;
    2 pad3
    2 port_mask_4_7
```

Upper Half (A register):

0		0 0	1	1	1 1	1	1	1 2	2 2)	2 3 3 3 3
0		89	1	2	3 4	_5_	6	9 0	1_2		9 3 1 2 5
1		1		T	-1	\prod			M		I L PMR
1	MASK A	¦S:	ΙZΕ	A	A¦B	B	PORT	10	101	NEA	N W 0-3
		l		1 1	1	111			D		T R

Lower Half (B register):

3	4 4	5 5	6 6	6 6 7
_6	4 5	6 7	3 4	7 8 1
MASK B	not used	CYCLIC PRIOR	not used	PMR 4-7

Figure 2-1. SCU Configuration Switches (rscr/sscr 00001x Data Format)

Legend:

MASK A (scr_cfg2.mask_a_assign) EIMA switch setting for mask A. The assigned port corresponds to the bit position within the field. A bit in position 9 indicates that the mask is not assigned.

SIZE (scr.cfg2.size) size of lower store.

000 = 32K

001 = 64K

010 = 128K

011 = 256K

100 = 512K

101 = 1M

110 = 2M111 = 4M

Α (scr_cfg2.a_online) store unit A online.

A 1 (scr_cfg2.a1_online) store unit A1 online.

В (scr_cfg2.b_online) store unit B online.

В1 (scr_cfg2.B1_online) store unit B1 online.

PORT (scr_cfg.port_no) 4-bit port number of the SCU port through which the rscr instruction was received. This field cannot be set with the sscr instruction.

(scr_cfg2.mode) program/manual mode. If this bit is a 1, all settable MOD bits of the configuration register may be altered. This bit cannot be set with the sscr instruction.

(scr_cfg2.nea_enabled and scr_cfg2.nea) nonexistent address enable bit and nonexistent address. The first nonexistent address is 32,768NEA times the switch setting.


INT (scr_cfg2.int) interlace flag, 0 = stores are not interlaced. 1 = stores are interlaced.

```
(scr_cfg2.lwr) low-order store flag.
LWR
          0 = store A is low-order.
          1 = store B is low-order.
          (scr_cfg2.port_mask_0_3) port enable register for ports 0 through 3.
PMRO-3
          (scr_cfg2.mask_b_assign) EIMA switch setting for mask B. (See mask A
MASK B
          above.)
                                                                 port
                                                        cyclic
          (scr_cfg2.cyclic_prior)
                                    settings of the
CYCLIC
          ("anti-hogging") switches.
PRIOR
          (scr_cfg2.port_mask_4_7) port enable register for ports 4 through 7.
PRM 4-7
```

System Controller Interrupt Mask Register (rscr/sscr 000N2X)

PL/I declaration (scr.incl.pl1)

Upper Half (A register):



Lower Half (Q register):




Figure 2-2. Interrupt Mask Register (rscr/sscr 000N2X) Data Format

Legend:

IERO-15 (scr_msk.interrupt_mask_1) program interrupt enable register for interrupts 00 through 15.

PERO-3 (scr_msk.port_mask_1) port enable register for ports 0 through 3. This field is not set by sscr instruction.


IER16-31 (scr_msk.interrupt_mask_2) program interrupt enable register for interrupts 16 through 31.

PER4-7 (scr_msk.port_mask_2) port enable register for ports 4 through 7.
This field is not set by sscr instruction.

System Controller Interrupt Cells (rscr/sscr 00003X)

(There is no include file for the declaration of this data.)

Upper Half (A register):



Lower Half (Q register):





Figure 2-3. Interrupt Cells (rscr/sscr 00003X) Data Format

 ${\tt A}$ bit appearing in any position of the data indicates that the corresponding interrupt cell is set.

System Controller Clock (rscr/sscr 00004X)

(There is no include file for the declaration of this data.)

Upper Half (A register):



Lower Half (Q register):





Figure 2-4. System Clock (rscr/sscr/rccl 00004X) Data Format

NOTE: The rccl instruction may also be used to read the system clock. The clock in an SC cannot be set with the sscr instruction. It must be set manually. The clock in an SCU cannot be set manually. It must be set using the sscr instruction.

```
PL/I declaration (scr.incl.pl1)
```

```
aligned,
dcl 1 scr_su
                                          bit(36),
    (2 pad1
2 ZAC_line
                                          bit(6),
                                          bit(8),
     2 syndrome
                                          bit(4),
     2 identification
                                          bit(1),
     2 EDAC_disabled
     2 pad2
2 MINUS_5_VOLT_margin
2 PLUS_5_VOLT_margin
                                          bit(4),
                                          bit(2),
                                          bit(2),
                                          bit(2),
     2 spare_margin
     2 PLUS_19_VOLT_margin
2 pad3
2 SENSE_strobe_margin
                                          bit(2),
                                          bit(1),
                                          bit(2),
                                          bit(1),
bit(1)) unal;
     2 pad4
     2 maint_functions_enabled
```

Upper Half (A register):



Lower Half (Q Register):




Figure 2-5. Store Mode Register (rscr/sscr 00006X) Data Format

Legend:

<u>Kev</u>	<u>Field</u>	Meaning
	ZAC	(scr_su.ZAC_line) address lines.
	SYN	(scr_su.syndrome) failure syndrome.
	ID	(scr_su.identification) store unit type identification. 0000 = high-speed core model AA1. 0001 = high-speed core model AA3. 0100 = 1K chip MOS memory with EDAC enabled. 1100 = 1K chip MOS memory with EDAC disabled. 1111 = 4K chip MOS memory.
a		(scr_su.EDAC_disabled) this bit is turned on when EDAC is disabled.
	MAINT	these fields are used only by T&D.

SECTION III

LEVEL 68 INPUT/OUTPUT MULTIPLEXER

This section gives the formats for the control words and the program accessible registers of the Level 68 Input/Output Multiplexer (IOM).

IOM MAILBOX LAYOUT

The IOM mailbox is a dedicated area in main store used for communication with the IOM and its attached peripherals. Its location is specified by the settings of the INTERRUPT BASE and IOM BASE switches on the IOM configuration panel. Multics currently allows two IOMs and requires that the INTERRUPT BASE for both be set to 1200(8). The IOM BASE settings required are 1400(8) for IOM A and 2000(8) for IOM B.

PL/I Declaration (iom_data.incl.pl1)




Figure 3-1. IOM Mailbox Layout

The IMW ARRAY is indexed by interrupt number and contains one word for each interrupt. When channel "M" of the IOM signals interrupt "N", the IOM central sets bit "M" of 1200(8)+"N" to 1.

The SYSTEM FAULT WORD CIRCULAR QUEUES contains a 16-word circular queue for the system fault words from each of the allowed IOMs. See "System Fault Status" and Figure 3-9 later in this section.

The SPECIAL STATUS WORD CIRCULAR QUEUES contains a 16-word circular queue for the special status words from each of the allowed IOMs. See "Special Status" and Figure 3-11 later in this section.

The IOM A/B CHANNEL MAILBOXES contain a 4-word mailbox for each of the 64 channels of IOM A/B. See "IOM Channel Mailbox Layout" and Figure 3-2 below.

IOM CHANNEL MAILBOX LAYOUT

Each of the 64 allowed channels of the IOM has a 4-word mailbox located at $< \text{IOM_MAILBOX_BASE}> + 4* < \text{CHANNEL_NUMBER}>.$

PL/I Declaration (iom_data.incl.pl1)

dcl 1 channel_mailbox based_aligned,

2 lpw bit(36), 2 lpwx bit(36),

2 scw bit(36), 2 dcw bit(36);

DCW

LPW

LPW EXTENSION

SCW

Figure 3-2. IOM Channel Mailbox Layout

Legend:

LPW, LPW EXTENSION

(channel_mailbox.lpw and channel_mailbox.lpwx) See Figure 3-3 below.

SCW (channel_mailbox.scw) See Figure 3-8 below.

DCW (channel_mailbox.dcw) See Figure 3-5 through 3-7 below.

IOM CONTROL WORD FORMATS

List Pointer Word (LPW)

```
PL/I Declaration (iom_lpw.incl.pl1)
```


```
del 1 lpw
                  based (lpwp) aligned,
   (2 dcw_addr
                  bit(18),
                  bit(1),
    2 res
                  bit(1),
    2 iom_rel
                  bit(1),
    2 ae
                  bit(1),
    2 nc
                  bit(1),
    2 tal
                  bit(1),
bit(12)) unal;
    2 rel
    2 tally
dcl 1 lpw_ext based (lpwep) aligned,
```

bit(9), (2 base 2 bound

bit(9), bit(18)) unal; 2 idcwp

(Also see Figure 3-2 above.)

LPW:



LPW Extension:




Figure 3-3. IOM List Pointer Word (LPW) Format

Legend:

DCW (PCW) PTR

(lpw.dcw_addr) address of DCW list, or, for connect channel (channel 2) only, PCW address. See Figure 3-4 through 3-7 below.

R (lpw.res) IDCW restrict bit. (The IDCW control bit from every TDCW (tdcw.res) is ORed into this LPW bit. See "Data Control Word" below.) 0 = IDCWs are permitted.
1 = IDCWs are prohibited.

```
(lpw.iom_rel) hardware relative addressing bit. A copy of the software relative addressing bit, bit 23, made at IDCW fetch or first
Н
             list service.
             (lpw.ae) DCW address extension bit. (the address extension control bit from every TDCW (tdcw.ec) is ORed into this bit.)
Ε
             O = Fetch DCWs according to the DCW PTR (lpw.dcw_addr) without regard
                  to the address extension value (pcw.ext). All DCWs must reside in
                  lower 256K of store.
             1 = Fetch DCWs according to the DCW PTR (lpw.dcw_addr) and the address extension (pcw.ext). DCWs may reside anywhere in main store.
             (lpw.nc) tally control bit.
N
             0 = update TALLY and DCW PTR as DCWs are fetched.
             1 = do not update TALLY or DCW PTR.
             (lpw.rel) software relative addressing bit. (The relative addressing control bit from every TCDW (tdcw.rel) is ORed into this LPW bit.)
S
             0 = Perform data transfers to absolute store addresses determined by
                   the address extension value and the DCW data address (dcw.address)
                   without regard to LOW BND and SIZE.
             1 = Perform data transfers to store addresses determined by considering the DCW data address as a relative offset to the address extension value and the value of LOW BND. Also, check
                   each DCW data address against the value of SIZE for boundary
                   violations.
              (lpw.tal) tally runout flag.
              0 = do not signal tally runout on TALLY exhaust.
              1 = signal tally runout on TALLY exhaust.
              (lpw.tally) count of DCWs in list.
 TALLY
              (lpw_ext.base) mod512 base address for current data transfer.
 LOW BND
```

(lpw_ext.bound) mod512 bound for current data transfer. (Relative to

Peripheral Control Word (PCW)

LOW BND.)


```
PL/I Declaration (iom_pcw.incl.pl1)
```

IDCW PTR (lpw_ext.idiwp) address of most recent IDCW.

```
based (pcwp) aligned,
dcl 1 pcw
                 bit(6),
   (2 command
                  bit(6),
    2 device
    2 ext
                  bit(6),
                  bit(3),
    2 code
                  bit(1),
    2 mask
                  bit(2),
    2 control
                  bit(6),
    2 chan_cmd
                  bit(6),
    2 count
                  bit(3),
    2 mbz1
                  bit(6),
    2 channel
                  bit(27)) unal;
    2 mbz2
```

SIZE

Even Word:



Odd Word:




Figure 3-4. IOM Peripheral Control Word (PCW) Format

Legend:

DEV CMND (pcw.command) device command.

DEV CODE (pcw.device) device address.

ADR EXTN (pcw.ext) address extension for addressing beyond 256K.

M (pcw.mask) channel control mask.

0 = normal operation.

1 = mask channel OFF and initialize.

CN (pcw.control) channel control.

00 = terminate at end of I/O operation.

10 = proceed (list service) at end of I/O operation.

11 = set marker interrupt and proceed at end of I/O operation.

CHN CMND (pcw.chan_cmd) channel command.

00 = single record data transfer.

02 = nondata transfer.

06 = multirecord data transfer.

10 = single character record data transfer.

CHN DATA (pcw.count) channel data as required.

(filemark character, backspace count, etc.)

CHN NMBR (pcw.channel) the channel to be connected with this PCW.

Data Control Word (DCW)

There are three types of data control words:

DCW Data Transmission DCW.

IDCW Instruction DCW.

TDCW Transfer DCW.

```
PL/I Declaration (iom_dcw.incl.pl1)
                 based (dcwp) aligned,
dcl 1 dcw
                 bit(18),
   (2 address
                 bit(3),
    2 char_pos
                 bit(1),
    2 m64
                 bit(2),
    2 type
                 bit(12)) unal;
    2 tally
                                                2 2 2 2 2
                                         1 1
    0
                                           8
                                                0
                                                  1
    0
                                                     T
                                                                 TALLY
                                             CP
                                                 |C|
                   ADDRESS
                                                3
```

Figure 3-5. IOM Data Transmission DCW Format

```
Legend:
           (dcw.address) data address.
ADDRESS
           (dcw.char_pos) character position address (byte size determined by
CP
           channel).
           (dcw.m64) tally control.
С
           0 = word tally.
           1 = character tally.
           (dcw.type) I/O operation type.
Τ
           00 = IOTD (transmit and disconnect).
01 = IOTP (transmit and proceed).
           11 = IONTP (no transmit and proceed).
           (dcw.tally) element (word or character) count.
TALLY
INSTRUCTION DCW
PL/I Declaration (iom_pcw.incl.pl1)
                   based (idcwp) aligned,
del 1 idew
                   bit(6),
    (2 command
                   bit(6),
     2 device
                   bit(6),
     2 ext
                   bit(3),
     2 code
                   bit(1),
     2 ext_ctl
     2 control
                   bit(2),
                   bit(6),
     2 chan_cmd
                   bit(6)) unal;
     2 count
                                                                     2 3
                                                                                  3
                0 0
                              1 1
                                                 2 2
                                                     2 2 2
     0
                                                           CHN CMND
                                                                        CHN DATA
                                 ADR EXTN
                                            |1 1 1 M
                                                      CN
                    DEV CODE
      DEV CMND
                                                                     6
                                                  3
                                                        2
```

Figure 3-6. IOM Instruction DCW Format

```
DEV CMND (idcw.command) device command.
DEV CODE (idcw.device) device address.
ADR EXTN (idcw.ext) address extension for addressing beyond 256K.
          (idcw.ext_ctl) address extension control.
          1 = reset address extension value.
          0 = do not reset address extension value.
CN
          (idew.control) channel control.
          00 = terminate at end of I/O operation.
          10 = proceed (list service) at end of I/O operation.
          11 = set marker interrupt and proceed at end of I/O operation.
CHN CMND
          (idcw.chan_cmd) channel command.
          00 = single record data transfer.
          02 = nondata transfer.
          06 = multirecord data transfer.
          10 = single character record data transfer.
CHN DATA (idcw.count) channel data as required. (filemark character, backspace
          count, etc.)
TRANSFER DCW
PL/I Declaration (iom_dcw.incl.pl1)
                 based (tdcwp) aligned,
del 1 tdew
                 bit(18),
   (2 address
                 bit(4),
    2 mbz1
                 bit(2),
    2 type
                 bit(9),
    2 mbz2
                 bit(1),
    2 ec
    2 res
                 bit(1),
    2 rel
                 bit(1)) unal;
    0
                                                   2 2
    0
                 ADDRESS
                                         0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 E I R
                                      18
```

Legend:

Legend:

Figure 3-7. IOM Transfer DCW Format

ADDRESS (tdcw.address) address of next DCW. E (tdcw.ec) address extension control, ORed into LPW "E" bit, (See Figure 3-3 above).

I (tdcw.res) IDCW control, ORed into LPW "R" bit (see Figure 3-3 above).

R (tdcw.rel) relative addressing control, ORed into LPW "S" bit (see Figure 3-3 above).

Status Control Word (SCW)

```
PL/I Declaration (iom_scw.incl.pl1)
                based (scwp) aligned,
dcl 1 scw
   (2 address
                bit(18),
                bit(2),
    2 lq
    2 mbz
                bit(4),
                bit(12)) unal;
    2 tally
                                                      2 2
                                         1 1 1 2
    0
    0
                                                                TALLY
                                            Q
                                              10 0 0 01
                  ADDRESS
```

Figure 3-8. IOM Status Control Word (SCW) Format

Legend:

```
ADDRESS (scw.address) status data address.

Q (scw.lq) status queue control.
00 = store status in normal tallying mode.
01 = store status into a 3-word circular queue.
10 = store status into a 32-word circular queue.
11 = reserved.
TALLY (scw.tally) status tally count.
```

IOM STATUS WORD FORMATS

System Fault Status

A system fault word is stored as data by the system fault channel (channel 1) of the IOM at the location specified in the fault channel DCW mailbox whenever a system fault is detected by the IOM central.

PL/I Declaration (iom_stat.incl.pl1)

```
dcl 1 faultword based (statp) aligned,

(2 mbz1 bit(9),

2 channel bit(9),

2 serv_req bit(5),

2 mbz2 bit(3),

2 controller_fault bit(4),

2 io_fault bit(6)) unal;
```




Figure 3-9. IOM System Fault Status Word Format

Legend:

CHN (faultword.channel) channel being serviced when the fault was detected.

SR, M, D (faultword.serv_req) the SR, M, and D fields are decoded together to indicate the service being performed when the system fault occurred.

<u>SR</u>	<u>M</u>	<u>D</u>	<u>service</u>
0	x	x	invalid.
1	1 0 1	0 x 1	<pre>first list service. normal (^first) list service. backup list service.</pre>
2	x	x	status service.
3	x	x	program interrupt service.
4	0 0	0	single-precision indirect data load. double-precision indirect data load.
5	0 0	0 1	single-precision indirect data store. double-precision indirect data store.
6	0 0 1	0 1 0	single-precision direct data load. double-precision direct data load. direct read and clear data load.
7	0	0 1	single-precision direct data store. double-precision direct data store.

IAC (faultword.controller_fault) illegal action code as received from SC or SCU (See "System Controller Illegal Action Codes" in Section II).

FLT CODE (faultword.io_fault) coded IOM central fault.

Octal value	Meaning
00	no fault.
01	attempt to issue a PCW to a channel with channel number \geq (40)8.
02	a channel requested a service with a service request code of zero, a channel number of zero, or a channel number \geq (40)8. (NOTE: Channel number \geq (40)8 fault is inhibited when IOM is in test.)
03	parity error on the read data when accessing IOM scratchpad.
04	control word address will be incremented to all zeros (256K overflow) and tally will not be decremented to zero.


<u>Octal value</u>	<u>Meaning</u>
05	tally was zero for an update LPW (LPW bit $21 = 0$) when the LPW was fetched for the connect channel.
06	DCW fetched for the connect channel did not have bits $18-20 = "111"b$.
07	DCW fetched for a data service was a TDCW or had bits $18-20 = "111"b$.
10	DCW fetched for a 9-bit channel contained an invalid character position.
11	no response to an interrupt from an SC $$ or $$ SCU $$ within 16.5 microseconds.
12	parity error on the read data when accessing an $$ SC $$ or $$ SCU.
13	illegal tally control for an LPW (LPW bits $21-22=000$) when the LPW was fetched for the connect channel.
14	LPW fetched indicates relative address DCWs (LPW bit 23 = "1"b) while operating in Multics mode.
15	fetched a modulo-64 DCW (DCW bit 21 = "1"b) while operating in standard or extended GCOS mode.
16	LPW fetched indicates use of address extension (LPW bit $20 = "1"b$) while operating in standard GCOS mode.
17	no port selected during attempt to access main memory.

Channel Status

```
PL/I Declaration (iom_stat.incl.pl1)
```

```
based (statp) aligned,
del 1 status
                                                                                                                                                        bit(1),
                      (2 t
                                                                                                                                                         bit(1),
                             2 power
                                                                                                                                                         bit(4),
                             2 major
                                                                                                                                                         bit(6),
                            2 sub
                                                                                                                                                         bit(1),
                             2 eo
                                                                                                                                                         bit(1),
                             2 marker
                                                                                                                                                         bit(2),
                             2 soft
                             2 initiate
                                                                                                                                                         bit(1),
                             2 abort
                                                                                                                                                         bit(3),
                              2 channel_stat
                             2 central_stat
                                                                                                                                                          bit(6),
                               2 ext
                                                                                                                                                          bit(6),
bit(18),
                               2 rcount
2 address
                                                                                                                                                           bit(3),
                               2 char_pos
                                                                                                                                                                                                                                             en and a state of the continue of the graph of the contract of
                                                                                                                                                          bit(1),
                               2 r
                              2 type
2 tally
                                                                                                                                                           bit(2),
bit(12)) unal;
```

Even Word:



Odd Word:




Figure 3-10. IOM Channel Status Data Format

Legend:

P (status.power) device power bit. 0 = device is online and operable.

1 = device is not cabled or is powered off.

MAJOR (status.major) device major status (see Section V or Appendix C under the specific device).

SUBSTATUS (status.sub) device substatus (see Section V or Appendix C under the specific device).

E (status.eo) PSI even/odd bit.

0 = termination occurred after the odd word was stored by a PSI channel operating in binary mode.

1 = termination occurred after the even word was stored by a PSI
 channel operating in binary mode.
 (NOTE: This bit will always be "0" for PSI channels in ASCII mode
 and for non-PSI channels.)

M (status.marker) marker bit.

0 = initiate/terminate status as per "I" bit described below.

1 = marker interrupt status.

S/W (status.soft) 2-bit field set to 0's by hardware and available for use by software interrupt handler.

I (status.initiate) initiation bit.

0 = terminate/marker status as per "M" bit described above.

1 = initiate status in response to a request status (reqs) or reset status (ress) command.

A (status.abort) software abort bit (set to 0 by hardware).

(status.channel_stat) IOM channel status.

```
Value Meaning

O normal.

1 unexpected PCW (connect while busy).

2 invalid channel instruction in PCW.

3 incorrect DCW on list service.

4 incomplete command sequence.

5 unassigned.

6 parity error at peripheral interface.

7 parity error on I/O bus, data to channel.
```

CEN (status.central_stat) IOM central status.

<u>Value</u>	Meaning
0 1 2 3	normal. LPW tally runout, not connect channel. two TDCWs. boundary error.
4 5 6 7	address extension change in restricted mode. IDCW in restricted mode. character position/size discrepancy, list service. parity error on I/O bus, data <u>from</u> channel.

ADDREXT (status.ext) address extension value.

RECORDRES (status.rcount) residue in PCW or last IDCW record count field.

NEXT DATA ADDR

CHN

(status.address) address of next data word to be transmitted.

CHR (status.char_pos) character position of $\underline{\text{next}}$ character to be transmitted.

R (status.r) read bit.
0 = device is writing.
1 = device is reading.

T (status.type) TYPE field of last DCW.

DCW TALLY RESIDUE

(status.tally) residue in TALLY field of last DCW.

Special Status

A special status word is stored as data by the special status channel (channel 6) of the IOM whenever the appropriate service request is made by a PSI channel. PSI channels store terminate and marker status through their own channel mailboxes, but store status for special interrupts through the special status channel.

PL/I Declaration (iom_stat.incl.pl1)

```
dcl 1 special_status based (statp) aligned,
                      bit(1),
   (2 t
                      bit(8),
    2 channel
                      bit(3),
    2 pad1
                      bit(6),
    2 device
                      bit(1),
    2 pad2
                      bit(8),
    2 byte2
                      bit(1),
    2 pad3
                      bit(8)) unal;
    2 byte3
```

Service of the




Figure 3-11. IOM Special Status Word Format

Legend:

CHNNO (special_status.channel) the number of the channel storing this special status.

DEVICE (special_status.device) the device address of the device causing the special interrupt.

HEX1,2 (special_status.byte2) the first 8-bit status byte from the MPC.

HEX3,4 (special_status.byte3) the second 8-bit status byte from the MPC.

DEVICE SPECIAL INTERRUPTS

If DEVICE in Figure 3-11 above is nonzero, the special interrupt was caused by a signal from a device attached to the MPC and the status description is as follows:

HEX1,2	HEX3,4	
(octal)	(octal)	<u>Meaning</u>
000	000	printer to run: normal.
000	001	disk pack changed or,
		tape drive(*) malfunction or,
		reader/punch to ready or,
		printer to run: print one line.
000	002	disk drive released or,
		tape drive(*) released or,
		reader/punch released or,
		printer to run: forward space.
000	003	printer to run: forward to top.
000	004	tape drive(*) standby loaded or,
		printer to run: invalid line.
000	005	printer to run: reverse rewind.
000	006	printer to run: backspace.
000	007	printer to run: backspace top.
000	010	tape drive(*) to standby.
000	020	tape drive(*) to ready.
000	040	tape drive(*) unload complete.
000	100	tape drive(*) rewind complete.

^(*) status bits from tape drives may be ORed together to show multiple status conditions.

CONTROLLER SPECIAL INTERRUPTS

If DEVICE in Figure 3-11 above is zero, the special interrupt was caused by an internal controller condition and the status description is as follows:

HEX1,2 (octal) 001 002 004 004 004 004 004 004 004 004 004	HEX3,4 (octal) 000 000 002 004 005 006 023 121 122 123 146 312 xxx	Meaning suspend command accepted. release command accepted. completed Test LAELT or CSELT#1. completed Test ELT#2. completed Test CSELT#2. completed Test MMLT. completed Test ELT#1. completed Test CAITR1 for MTS500. completed Test CAITR2 for MTS500. completed Test CAITR3 for MTS500. completed Test CAITR3 for MTS500. if the first two bits of HEX1,2 are "01"b, then the operator has pressed the INTERRUPT key on the MPC and: For DSS190 or URC - setting of thumbwheel switches.
		For DSS181 or MTS500 - setting of configuration switches.

SECTION IV

LEVEL 68 BULK STORE

This section gives the formats of the control words and status words for the bulk store.

BULK STORE MAILBOX LAYOUT

The bulk store mailbox is a dedicated area in main store used for communication with the Bulk Store Subsystem. Its location is determined by the setting of the CONTROL BASE switches for the port group being used by Multics on the bulk store controller (BSC) configuration panel. Multics currently requires this setting to be 1100(8).

(There is no include file for the declaration of this data.)




Figure 4-1. Bulk Store Mailbox Layout

CURRENT STATUS BLOCK FORMAT

PL/I Declaration

Word 0:

```
dcl 1 csb aligned based,
2 dcb_address bit(24) unaligned,
2 rel bit(1) unaligned,
2 mbz bit(6) unaligned,
2 status unaligned,
3 sse bit(1) unaligned,
3 nde bit(1) unaligned,
3 spe bit(1) unaligned,
3 ss bit(1) unaligned,
3 ss bit(1) unaligned,
3 busy bit(1) unaligned,
```




Figure 4-2. Bulk Store Current Status Block (CSB) Format, Word O

Legend:

<u>Key</u>	<u>Field</u>	Meaning
	DCB ADDRE	CSS (csb.dcb_address) address of current data control block (DCB).
	A	<pre>(csb.rel) relative/absolute bit. 0 = DCB ADDRESS is relative to mailbox base. 1 = DCB ADDRESS is absolute.</pre>
а	SSE	(csb.status.sse) status storage error. The BSC was unable to store status properly. DCB ADDRESS contains the address of the DCB for which status was to be stored. Flag applies to both DCB status block storage (see Figures 4-7 through 4-11 following) and single-word status storage. The BSC has halted and reset the BUSY bit (see below).
b	NDE .	(csb.status.nde) next DCB error. The BSC was unable to read the NEXT DCB ADDRESS in the DCB referenced by the CSB. The BSC has stopped and reset the BUSY bit.
С	SPE	(csb.status.spe) status pointer error. The BSC was unable to access and use the DCB status pointer. DCB ADDRESS contains the DCB for which status was to be stored. The BSC has stopped and reset the Busy bit.
d	SS ,	(csb.status.ss) service started. This bit is set to "1"b by the BSC when it responds to a connect. It remains set until the the completion of the service and then is reset.
е	BUSY	<pre>(csb.status.busy) busy. 0 = BSC is stopped. 1 = BSC is busy.</pre>

DATA CONTROL BLOCK FORMAT

PL/I Declaration

Control of the Control of the Section of the Control of the Contro

```
bit(24) unaligned,
bit(12) unaligned,
bit(24) unaligned,
2 mem_addr
2 tally
2 store_addr
2 control_field
                                   unaligned,
                                   bit(1) unaligned,
   3 tis
                                   bit(1) unaligned,
bit(1) unaligned,
bit(1) unaligned,
bit(1) unaligned,
   3 tad
   3 sps
3 ieo
3 seo
                                   bit(1) unaligned,
   3 mbz
3 int
                                   bit(1) unaligned,
                                   bit(1) unaligned,
bit(1) unaligned,
   3 dew
3 instr
                                   bit(3) unaligned,
```

Word 0:




Figure 4-3. Bulk Store Data Control Block (DCB) Format, Word 0

Legend:

<u>Kev</u>	<u>Field</u>	Meaning
	NEXT .DCB	(dcb.abs_thread) address of next DCB in DCB chain. If address is zero, the BSC stops after completion of this DCB execution.
	A	<pre>(dcb.rel) relative/absolute bit. 0 = NEXT DCB is relative to mailbox base. 1 = NEXT DCB is absolute.</pre>
а		<pre>(dcb.op_started) op_started. A software flag used by the bulk_store_control program to signal that the DCB is active.</pre>

Word 1:




Figure 4-4. Bulk Store Data Control Block (DCB) Format, Word 1

Legend:

STATUS ADR

(dcb.status.status_block_ptr) address of DCB status block.

A (dcb.status.rel) relative/absolute flag.

0 = STATUS ADR is relative to mailbox base.

1 = STATUS ADR is absolute.

Word 2:




Figure 4-5. Bulk Store Data Control Block (DCB) Format, Word 2

Legend:

MAIN STORE ADR (dcb.mem_addr) main memory address for data transfer.

TALLY (dcb.tally) tally count for data transfer. (See TIS field in Figure 4-6 below for size of increment.)

Word 3:




Figure 4-6. Bulk Store Data Control Block (DCB) Format, Word 3

Legend:

<u>Key</u>	<u>Field</u>	Meaning
	BSU ADR	(dcb.store_addr) Bulk Store Unit (BSU) address for data transfer.
a	TIS	<pre>(dcb.control_field.tis) tally increment selector. Selects the increment to be used on the TALLY field of DCB Word 2. 0 = 64-word increment. 1 = 1-word increment.</pre>
b	T&D	(dcb.control_field.tad) T&D mode indicator. The command in CMD is redefined as a Test & Diagnostic command.
С	SPS	<pre>(dcb.control_field.sps) status pointer selector. Used to define the mode of status storage. 0 = store single-word status into DCB, word 1. 1 = store DCB status block at address given in DCB, word 1.</pre>
d	IOE	(dcb.control_field.ioe) interrupt on error. If set, the BSC generates a program interrupt at the completion of DCB execution and status storage if the status is other than SUBSYSTEM READY (See Bulk Store Peripheral Status).
е	SOE	(dcb.control_field.soe) stop on error. If set, the BSC will stop at the completion of DCB execution and status storage if the status is other than SUBSYSTEM READY.
f	INT	(dcb.control_field.int) interrupt. If set, the BSC generates a program interrupt at the completion of DCB execution and status storage.

<u>Key</u>	<u>Field</u>	Meaning			
g	DCW	<pre>(dcb.control_field.dcw) DCW control flag. 0 = DCB, word 2, is a main store address for data transfer. 1 = DCB, word 2, is the main store address of a GCOS type DCW list for data transfer control.</pre>			
	CMD	(deb.control_field.inst) coded BSC command. 00 nop 02 load configuration 04 load base and limit (not used by Multics) 05 power off enable 06 read configuration 10 write zeros 11 write 12 write conditional 13 write and verify 14 compare 15 read 16 read nontransfer			
		(Undefined commands will cause a BSC abort.)			

BULK STORE STATUS BLOCK FORMAT

(This bulk store status has the same format whether it appears as word 0 of the status block or as word 1 of the DCB.)

Word 0:



Figure 4-7. Bulk Store DC3 Status Block Format, Word 0

Legend:

MAJOR, SUBSTATUS

These fields are directly analogous to the MAJOR and SUBSTATUS fields as stored by the IOM. See "Bulk Store Peripheral Status" below for a description of these fields.

EDAC error indicators.

I initiation interrupt flag.
Used only with DCB COMMAND REJECT status (See "Bulk Store Peripheral Status" below).

ERR error indicators.

R read flag.

0 = data was read from the BSU to main store.
1 = data was written from main store to the BSU.

T type code.

This field is set to the DCW type if DCWs are used.

Word 1:




Figure 4-8. Bulk Store DCB Status Block Format, Word 1

Legend:

DCW RESIDUE

This word contains the 24-bit main store address and 12-bit residual tally after the final word of the DCB execution is transmitted.

Word 2:




Figure 4-9. Bulk Store DCB Status Block Format, Word 2

Word 3:




Figure 4-10. Bulk Store DCB Status Block Format, Word 3

Not used by Multics.

Word 4:




Figure 4-11. Bulk Store DCB Status Block Format, Word 4

BULK STORE PERIPHERAL STATUS

The MAJOR and SUBSTATUS fields in Figure 4-7 are interpreted according to the list below.

MAJOR SUBSTATUS

- 40 SUBSYSTEM READY.
 - 00 subsystem ready.
- 42 SUBSYSTEM ATTENTION.
 - 01 hardware write inhibited.

 A write operation was attempted to a bulk store unit (BSU) that had its WRITE INHIB switch ON.
 - 02 no response from BSU.

 The addressed BSU did not respond within the allowable time.
 - 04 error detected in BSU.

 The selected BSU detected a parity error at the address specified, or the selected BSU was offline or powered down.
 - 20 BSU address not present.

 No BSU is configured for the address specified in the command.

43 DATA ALERT.

- 01 uncorrectable BSU data error.
 One of the following occurred:
 - One or more multiple-bit errors were detected in the data transferred from the BSU.
 - 2. The hardware EDAC syndrome indicated the wrong BSU location was addressed during a read operation.
 - A data parity error was detected when the EDAC function was inactive.
- data parity error.

 A parity error was detected within the bulk store controller (BSC), by the system controller (SC), or on the BSC/SC interface.
- 04 write conditional inhibited.
 A write conditional command was attempted but was not executed because the first BSU word addressed did not contain zeros.

1

- hardware detected control error. 10 One of the following occurred:
 - 1. The BSC detected an internal parity error on an address
 - or tally used for data transfer control. The SC did not respond to a BSC request within the allowable time.
 - The SC reported an illegal action (IA) which was not data parity, out-of-bounds, or nonexistent memory.
- write verification failed. 20 A write and verify command was attempted and the data read from the BSU contained uncorrectable errors.
- 40 failed to compare. A compare command was executed and the data did not compare.

44 END OF FILE.

The tally in DCB, word 2, (see Figure 4-5 above) exhausted 00 before tally exhaust in a given DCW string. Multics does not use this DCW feature and this status should never be seen.

DCB COMMAND REJECT. 45

- invalid command. 01 The BSC is unable to recognize the command code in the DCB.
- DCB parity error. 02 A parity error occurred during the reading of the DCB from main store.
- invalid BSU address. 04 The bulk store unit (BSU) address for data transfer was not 0 modulo 4.
- hardware detected control error. 10 One of the following occurred:
 - 1. An error was detected by the BSC while reading the third and fourth words of the DCB.
 - 2. An IA other than data parity was returned by the SC during the control sequence.

Construction of the Assert September 1995 and the construction of the second

DCW REJECT. 55

- invalid DCW. 01
- hardware detected data error.
- DCW out of bounds. 04
- hardware detected control error. 10

SECTION V

PERIPHERALS

This section gives a brief summary of the peripheral devices supported by Multics, the commands for these devices, and the status they return. If more detail is required for a particular status, consult Appendix C. Peripheral status is shown in two ways. The major and substatus is given. In addition, the status is shown in octal as it appears in the four MSD of an IOM status word.

PERIPHERALS SUPPORTED BY MULTICS

The various peripherals supported on the Multics system are listed below.

Card Readers CRZ201

CRU1050

Card Punches CPZ201

PCU0120

Line Printers PRT2

PRT201/202 PRT300/301 PRT303

PRU1200/1600

Disk Storage Subsystems DSS181

DSS190/191 NDM400

Magnetic Tape Subsystems MTS400

MTS500

System Consoles C08030

CSU6001 (EMC655) CSU6002 (SCC655)

DISK STORAGE CHARACTERISTICS

	MSU0454	<u>MSU0400</u>	<u>DSU190</u>	<u>DSU181</u>
sectors per track	40	40	31	18
tracks per cylinder	19	19	19	20
sectors per cylinder	760	760	589	360
cylinders per device	814	410	410	202
sectors per device	618640	311600	241490	72720
Multics records per cylinder	47	47	36	22
Unused sectors per cylinder	8	8	13	8
Multics records per device	38258	19270	14760	444
Avg. seek time	25ms	30ms	30ms	34ms
Avg. Rotational latency	8.3ms	8.3ms	8.3ms	12.5ms
Transfer time for Multics records	6.7ms	6.7ms	8.6ms	22.5ms

CARD READER

Command	Octal Code
Request Status Reset Status Read Card Binary Read Card Alphanumeric Read Card Mixed	00 40 01 02 03
Read Card ASCII (not in CPL) Read Card ASCII Mixed (not in CPL) Read Card EBCDIC (not in CPL) Read Card Mixed ASCII (not in CPL) Reserve Device (not in CPL)	04 05 06 07 66
Release Device (not in CPL) Set Native Mode (not in CPL)	67 65
Status	Maior S

<u>Status</u>	Major	Substatus	<u>Octal</u>
Channel Ready 51-Column Cards	0000	000001	4001
Attention Off-Line Hopper/Stacker Manual Halt Last Batch Feed Alert Card Jam Read Alert Sneak Feed	0010	000000 xxx0x1 xxx01x xxx1x1 0x10xx x1x0xx 1x00xx 1x10xx	4200 4201 4202 4205 4210 4220 4240 4250
Data Alert Transfer Timing Alert Validity Alert Dual Read Alert No Read Instruction	0011	000001 000x10 0001x0 001000	4301 4302 4304 4310
Command Reject Invalid Op Code Invalid Device Code Parity, IDCW/LC#	0101	0000x1 00001x 000100	4501 4502 4504
MPC Attention IAI Error DAI Error DA Transfer Error Invalid Punch	1010	000001 000010 000100 001000	5201 5202 5204 5210
MPC Data Alert Transmission Parity DAI Error	1011	000001 000101	5301 5305
MPC Command Reject Illegal Procedure Illegal LC# Device Reserved	1101	000001 000010 001000	5501 5502 5510

CARD PUNCH

Command	Octal Code
Request Status Reset Status Punch Card Binary Punch Card Alphanumeric Punch Card Edited Alphanumeric	00 40 11 12 13
Punch Card ASCII (not in CPI version) Punch Card EBCDIC (not in CPI version) Reserve Device (not in CPI version) Release Device (not in CPI version)	14 15 66 67
<u>Status</u>	<u>Major Subs</u>
Channel Ready	0000

<u>Status</u>	Major	Substatus	<u>Octal</u>
Channel Ready Ready	0000	000000	4000
Attention Off-Line Hopper/Stacker Manual Halt Chad Box Full Feed Failure Card Jam	0010	000000 0xxxx1 0xxx1x 0xx1xx 0x1xxx 01xxx	4200 4201 4202 4204 4210 4220
Data Alert Transfer Timing Alert Transmission Parity Alert Punch Alert	0011	000xx1 000x1x 0001xx	4301 4302 4304
Command Reject Invalid Op Code Invalid Device Code Parity Error, IDCW/LC#	0101	0000 <u>0</u> 1 000010 000100	4501 4502 4504
MPC Attention IAI Error DAI Error DA Transfer Error	1010	000001 000010 000100	5201 5202 5204
MPC Data Alert Transmission Parity DAI Error PSI Data Overflow	1011	000001 000101 000110	5301 5305 5306
MPC Command Reject Illegal LC# Illegal Procedure Device Reserved	1101	000010 000001 001000	5502 5501 5510

<u>PRINTERS</u>

Command (Models PRT203/303, PRU1200/1600)	Octal Code
Request Status Reset Status Print Nonedited BCD, Slew Zero Lines Print Nonedited BCD, Slew One Line Print Nonedited BCD, Slew Two Lines	00 40 10 11 12
Print Nonedited BCD, Slew Top of Page Print Edited BCD, Slew Zero Lines Print Edited BCD, Slew One Line Print Edited BCD, Slew Two Lines Print Edited BCD, Slew Top of Page	13 30 31 32 33
Print Nonedited ASCII, Slew Zero Lines Print Nonedited ASCII, Slew One Line Print Nonedited ASCII, Slew Two Lines Print Nonedited ASCII, Slew Top of Page Print Edited ASCII, Slew Zero Lines	14 15 16 17 34
Print Edited ASCII, Slew One Line Print Edited ASCII, Slew Two Lines Print Edited ASCII, Slew Top of Page Slew One Line Slew Two Lines	35 36 37 61 62
Slew Top of Page Load Image Buffer (ASCII mode only) Read Status Reserve Device Release Device Load VFC Image	63 01 03 66 67 05
Command (Model PRT202/300)	Octal Code
Print in Edited Mode (data controls slewing) Print in Edited Modeslew single line Print in Edited Modeslew double line Print in Edited Modeslew to Top of Page Print in Nonedited modeslew no lines	30 31 32 33 10
Print in Nonedited modeslew single line Print in Nonedited modeslew double line Print in Nonedited modeslew to Top of Page Slew single lineno print Slew double lineno print	11 12 13 61 62
Slew to Top of Pageno print Load Image Bufferno slew Reset Status Request Status	63 14 40 00

Status (Models PRT303, PRU1200/1600)	Major	<u>Substatus</u>	<u>Octal</u>
Ready Normal Print One Line Forward Space Forward To Top Invalid Line Reverse Rewind Backspace Backspace Top	0000	000000 000001 000010 000011 000100 000101 000110	4000 4001 4002 4003 4004 4005 4006 4007
Attention Power Fault Out of Paper Manual Halt VFC Image Error/Tape Alert Check Alert	0010	000000 000001 000010 000100 001000	4200 4201 4202 4204 4210
Data Alert Image Buffer Alert/Invalid Character Code Transfer Timing Alert Alert Before Print Alert After Start of Print Paper Low Paper Motion Alert/Slew Error Top of Page Echo	0011	000000 0000x1 00001x 000100 001000 010000 1000x0	4300 4301 4302 4304 4310 4320 4340
Command Reject No VFC Invalid Command Code Invalid Device Code Parity error on command or device code No Belt Image Slew Error on Last Operation Top of Page Echo on Last Slew	0101	000000 000x1 000x1x 0001xx 001000 010000	4500 4501 4502 4504 4510 4520 4540
MPC Attention IAI Error DAI Error	1010	000001 000010	5201 5202
MPC Data Alert Transmission Parity Sum Check Error DAI Error PSI Data Overflow	1011	000001 000011 000101 000110	5301 5303 5305 5306
MPC Command Reject Illegal Procedure Illegal Logical Channel No. Device Reserved	1101	000001 000010 001000	5501 5502 5510

OPERATOR'S CONSOLE

Command Reject
Invalid Instruction Code

Command	Octal Cod	<u>e</u>	
Read Write Write Alert Reset Status Request Status Write ASCII Read ASCII T&D Read	03 13 51 40 00 33 23		
Status	Major	Substatus	<u>Octal</u>
Channel Ready No Substatus	0000	000000	4000
Device Attention No Substatus	0010	000000	4200
Data Alert Transfer Timing Error Transmission Parity Error Operator Input Error Operator Distracted Incorrect Format Message Length Alert	0011	000001 0x0010 000100 001000 0100x0 100000	4301 4302 4304 4310 4320 4340

0101

000001

4501

TAPE

Command	Octal Code
Request Status Reset Status Request Device Status Reset Device Status Survey Devices	00 40 50 51 57
Read Control Registers	26
Write Control Registers	16
Set File Protect	62
Set File Permit	63
Rewind	70
Tape Load	75
Rewind/Unload	72
Reserve Device	66
Release Device	67
Set 200 BPI	64
Set 556 BPI	61 or 43
Set 800 BPI	60 or 42
Set 1600 CPI	65
Forward Space One Record	44
Forward Space One File	45
Backspace One Record	46
Backspace One File	47
Control Store Overlay	10
Load From Device	05
Erase	54
Write End-of-File Record	55
Write Tape Nine	13
Read Tape Nine	03
Write Binary Record	15
Read Binary Record	05
Reread Binary Record	07
Write BCD Record	14
Read BCD Record	04
Reread BCD Record	06
Write EBCDIC Record	34
Read EBCDIC Record	24
Write ASCII Record	37
Read ASCII Record	27
Write ASCII/EBCDIC Record	35
Read ASCII/EBCDIC Record	25
Diagnostic Mode Control	31
Main Memory Overlay	11

<u>Status</u>	Major	<u>Substatus</u>	<u>Octal</u>
Peripheral Subsystem Ready Ready Write Protected Positioned at BOT 9-Track Handler 2-Bit Fill 4-Bit Fill 6-Bit Fill ASCII Alert	0000	000000 xx0xx1 000x1x xxx1xx 010x0x 100x0x 110x0x 001100	4000 4001 4002 4004 4020 4040 4060 4014

Device Busy In Rewind Device Reserved Alternate Channel in Control Device Loading	0001	000001 100000 000010 000100	4101 4140 4102 4104
Device Attention Write Protected No Such Handler Handler in Standby Handler Check Blank Tape on Write	0010	00xx01 000010 0xx10x 0x1x0x 01xx00	4201 4204 4204 4210 4220
Device Data Alert Transfer Timing Alert Blank Tape on Read Bit Detected During Erase Operation Transmission Parity Alert Lateral Tape Parity Alert Longitudinal Tape Parity Alert End of Tape Mark	0011	000001 000010 xxxx11 xxx1xx xx1xxx x1xxx 1xxxx	4301 4302 4303 4304 4310 4320 4340
End of File End of File Mark (7-Track) End of File Mark (9-Track) Data Alert Condition Single Character Record	0100	001111 010011 111111 xxxxxx	4417 4423 4477 44xx
Command Reject Invalid density Invalid Op Code Invalid Device Code Invalid IDCW Parity Positioned at Bot Forward Read After Write 9-Track Error	0101	000000 000xx1 000x1x 0001xx 001000 010000	4500 4501 4502 4504 4510 4520 4540
MPC Device Attention Configuration Switch Error Multiple Devices Illegal Device ID Number Incompatible Mode TCA Malfunction MTH Malfunction Multiple BOT	` 1010	000001 000010 000011 001000 0011xx 010000 010001	5201 5202 5203 5210 5214 5220 5221
MPC Device Data Alert Transmission Alert Inconsistent Command Sum Check Error Byte Locked Out PE-Burst Write Error Preamble Error T&D Error Multitrack Error Skew Error Postamble Error NRZI CCC Error Code Alert Marginal Condition	1011	000001 000010 000011 000100 001000 001001	5301 5302 5303 5310 5311 5312 5321 5322 5324 5340
MPC Command Reject Illegal Procedure Illegal LC Number Illegal Suspended LC Number Continue Bit Not Set	1101	000001 000010 000011 000100	5501 5502 5503 5504

<u>DISKS</u>

Command	Octal Cod	<u>e</u>	
Seek Special Seek (T&D) Preseek Restore Read	34 36 37 42 25		
Read ASCII Write Write ASCII Write and Compare Read Nonstandard Size	23 31 32 33 04		
Read Track Header Format Track Request Status Reset Status Read Control Register	27 17 00 40 26		
Write Control Register Read Status Register Read EDAC Register Release Reserve Device	16 22 21 76 77		
Set Standby Bootload CS ITR Boot Execute Device Command (DLI)	72 10 11 30		
<u>Status</u>	<u>Major</u>	Substatus	<u>Octal</u>
Channel Ready No Substatus Retries (xx = Retry count) Device in T&D	0000	000000 0000xx 0010xx	4000 400x 4010
Busy Positioning Alternate Channel	0001	000000	4100 4140
Attention Write Inhibit Seek Incomplete Device Inoperable Device in Standby Device Off-Line	0010	000001 000010 001000 010000 100000	4201 4202 4210 4220 4240
Data Alert Transfer Timing Transmission Parity Invalid Seek Address Header Verification Cyclic Check Compare Alert	0011	000001 000010 000100 0x1000 x1x000	4301 4302 4304 4310 4320 4340
End-of-File Good Track Last Consecutive Block Block Count Limit Defective Track-Alt. Assg. Defective Track-No Alt. Alt. Track Det.	0100	000000 0000x1 00001x 000100 001000	4400 4401 4402 4404 4410 4420

Command Reject Invalid Op Code Invalid Device Code IDCW Parity Invalid Inst. Sequence	0101	000001 000010 000100 001000	4501 4502 4504 4510
Channel Busy No substatus	1000	xxxxx	5000
MPC Device Attention Configuration Error Multiple Device Device No. Error CA Error or OPI Down Alert EN1 CA EN1 Error CA Alert (no EN1)	1010	000001 000010 000011 001011 001100 001101 001110	5201 5202 5203 5213 5214 5215 5216
MPC Device Data Alert Transmission Parity Inconsistent Command Sum Check Error Byte Lockout EDAC Parity Sector Size Error Nonstandard Sector Size Search Alert (1st) Cyclic Code (\neq 1st) Search Alert (\neq 1st) Search Alert (\neq 1st) Sync Byte \neq Hex 19 Error in Alt. Track Processing EDAC Corr. \neq Last Sect. EDAC Corr. \neq Last Sect. EDAC Corr. Block Count Limit EDAC Uncorrectable EDAC Corr. Short Block	1011	000001 000010 000011 000100 001110 010001 010010	5303 53303 53304 533016 53322 53322 53322 533333 53333 53333 53333 53333 53333 53333 53333
MPC Command Reject Illegal Procedure Illegal Logical Channel Number Illegal Suspended Continue Bit Not Set	1101	000001 000010 000011 000100	5501 5502 5503 5504



SECTION VI

DATANET 6600 FRONT-END NETWORK PROCESSOR

This section gives information on the formats of the status and control words for the DATANET 6600 Front-End Network Processor (FNP).

FNP PROCESSOR DATA

The following paragraphs describe the processor instruction formats and instruction opcodes.

Instruction Word Formats

The FNP instruction word has three formats:

Store Reference Instructions
Nonstore Reference Instructions - Group 1
Nonstore Reference Instructions - Group 2




Figure 6-1. FNP Store Reference Instruction Format

Legend:

I indirect addressing flag.

TAG index to be used in address preparation.

OP CODE instruction operation code.

DELTA offset to be used in address preparation.




Figure 6-2. FNP Nonstore Reference Instruction Format - Group 1

OP CODE instruction operation code.

DATA data for instruction execution.




Figure 6-3. FNP Nonstore Reference Instruction Format - Group 2

Legend:

OP CODE instruction operation code.

DATA data for instruction execution.

FNP Operation Code Charts

Table 6-1. Store Reference Instruction Opcodes

	0	1	2	3	4	5	6	7
0 -		mpf	adcx2	ldx2	ldaq	1	ada	lda
1	tsy		(grp1)	stx2 ¦	staq	adaq	asa	sta
2	szn	dvf	(grp1)	cmpx2 ¦	sbaq	}	sba	cmpa
3	ldex	cana	ansa	(grp2)	ana	era	ssa	ora
4	adcx3	ldx3	adcx1	ldx1	ldi	tnc	adq	ldq
5	stx3	1	(grp1)	stx1	sti	tov	stz	stq
6	cioc	cmpx3	ersa	cmpx1 ¦	tnz	¦ tpl	sbq	cmpq
7.	stex	tra	orsa	(grp1)	tze	tmi	aos	

Table 6-2. Nonstore Reference Instruction Opcodes (Group 1)

x = 0	1	2	3	4	5	6	7
x12 rier		1	1	¦ ria	1		
x22 iana	iora	icana	iera	icmpa	!		
x52 sier			l	sic			
v73 ! sel !	iacy1	! iacx2	! iacx3	! ila	liao	ila	iaa

and the control of th

Table 6-3. Nonstore Reference Instruction Opcodes (Group 2)

	0	1	2	3	4	. 5	6	7
033 🗍		1	cax2		lls	lrs	als	ars
133 ¦		1	1	i	nrml]	nrm	
233		nop	cx1a		llr	lrl	alr	arl
333 1_		inh	cx2a	cx3a	<u> </u>	<u> </u>	alp	<u> </u>
433		dis	cax1	cax3	!	1	qls	qrs
533 l		1	¦		ļ			
633		1	l l	caq			qlr	qrl
733 上		eni		cqa	<u> </u>	<u> </u>	<u> alp</u>	<u> </u>

Table 6-4. Alphabetic Listing of FNP Instruction Opcodes

Mnemonic	<u>Code</u>	Meaning
ada adaq adcx1 adcx2 adcx3	06 15 42 02 40	Add to A register Add to AQ register Add character address to index1 Add character address to index2 Add character address to index3
adq alp alr als ana	46 3336 2336 0336 34	Add to Q register A register left parity rotate A register left rotate A register left shift AND to A register
ansa aos arl ars asa	32 76 2337 0337 16	AND to storage from A register Add one to storage A register right shift logical A register right shift Add stored to A register
cana caq cax1 cax2 cax3	31 6333 4332 0332 4333	Comparative AND with A register Copy A register into Q register Copy A register into index1 Copy A register into index2 Copy A register into index3
cioc cmpa cmpq cmpx 1 cmpx 2	60 27 67 63 23	Connect I/O channel Compare with A register Compare with Q register Compare with index1 Compare with index2
cmpx3 cqa cx1a cx2a cx3a	61 7333 2332 3332 3333	Compare with index3 Copy Q register into A register Copy index1 into A register Copy index2 into A register Copy index3 into A register
dis dvf eni era ersa	4331 21 7331 35 62	Delay until interrupt Divide fraction Enable interrupts EXCLUSIVE OR to A register EXCLUSIVE OR to storage from A register
iaa iacx1 iacx2 iacx3 iana	773 173 273 373 022	Immediate add to A register Immediate add character address to index1 Immediate add character address to index2 Immediate add character address to index3 Immediate AND to A register

Table 6-4 (cont). Alphabetic Listing of FNP Instruction Opcodes

Mnemonic	<u>Code</u>	Meaning
iaq icana icmpa iera ila	573 222 422 322 673	Immediate add to Q register Immediate comparative AND with A register Immediate compare with A register Immediate EXCLUSIVE OR to A register Immediate load A register
ilq inh iora lda ldaq	473 3331 122 07 04	Immediate load Q register Inhibit interrupts Immediate OR to A register Load A register Load AQ register
ldex ldi ldq ldx1 ldx2	30 44 47 43 03	Load external channel Load indicators Load Q register Load index1 Load index2
ldx3 llr lls lrl lrs	41 2334 0334 2335 0335	Load index3 Long left rotate Long left shift Long right shift logical Long right shift
mpf nop nrm nrml ora	01 2331 1336 1334 37	Multiply fraction No operation Normalize Normalize long OR to A register
orsa qlp qlr qls qrl	72 7336 6336 4336 6337	OR to storage from A register Q register left parity rotate Q register left rotate Q register left shift Q register right shift logical
qrs ria rier sba sbaq	4337 412 012 26 24	Q register right shift Read interrupt address Read interrupt enable register Subtract from A register Subtract from AQ register
sbq sel sic sier ssa	66 073 452 052 36	Subtract from Q register Select I/O channel Set interrupt cells Set interrupt enable register Subtract stored from A register
sta staq stex sti stq	17 14 70 54 57	Store A register Store AQ register Store external channel Store indicators Store Q register
stx1 stx2 stx3 stz szn	53 13 50 56 20	Store index1 Store index2 Store index3 Store zero Set zero and negative indicators
tmi tnc tnz tov tpl	75 45 64 55 65	Transfer on minus Transfer on no carry Transfer on not zero Transfer on overflow Transfer on plus

Table 6-4 (cont). Alphabetic Listing of FNP Instruction Opcodes

Mnemonic	<u>Code</u>	Meaning
tra	71	Transfer unconditionally
tsy tze	10 74	Transfer and store IC Transfer on zero


FNP IOM DATA

IOM Hardware Communications Region Layout

450	Interval Timer
451	Elapsed Timer
452	unassigned
454	DIA Peripheral Control Word (PCW)
456	DIA Status ICW
460	Console Status ICW
462	Console Data ICW
464	Card Reader Status ICW
466	Card Reader Data ICW
470	Line Printer Status ICW
472	Line Printer Data ICW
474	unassigned
500	LSLA/HSLA Control Word Areas
	en de la companya de •

Figure 6-4. FNP IOM Hardware Communications Region Layout

IOM STATUS FORMAT FOR DN6670 FNP



System Bus Faults

mask 400000

when one, the IOM detected an uncorrectable error $\,$ indication (red) from the HNP main storage unit.

200000

when one, the IOM received an illegal function code from a component on the system bus.

100000

when one, the IOM detected a parity error on data bus lines A and $\,$ 0 through 7 (left byte).

. 040000

when one, the IOM detected a parity error on data bus lines $\mathbb E$ and \Re through 15 (right byte).

020000

when one, the IOM detected a parity error on the address bus lines.

010000

when one, the IOM performed a dead main timeout on the system bus.

004000

when one, the IOM detected a bus logic test error or a bus continuity error on the sytem bus. This condition will never initiate the fault reporting sequence but will only be set as an HNP system status indication.

IOM Internal Faults

mask 002000

when one, the IOM detected a read-only storage (ROS) parity error. Any ROS parity error detected while attempting to report any fault halts the $\rm I/O$ processor.

and the state of the second second and the second

001000

when one, the IOM page table unit has indicated a fault.

Channel Specific Fault

mask 000400

Not used.

I/O Bus Faults

mask 000200

when one, the IOM received an illegal function code from a channel on the $\ensuremath{\text{I/O}}$ bus.

Bit 11 000100

when one, the IOM detected a parity error on data bus lines A and $\,\,0\,$ through 7 (left byte).

Bit 12 000040

when one, the IOM detected a parity error on data bus lines ${\sf B}$ and ${\sf 8}$ through 15 (right byte).

Bit 13 000020

when one, the IOM detected a parity error on the address bus bits (0 through 7) signal lines.

Bit 14 000010

when one, the IOM received an illegal NAK response on the I/O bus.

Bit 15 000004

when one, the I/O bus has failed the bus logic text or the IOM has detected an I/O bus continuity error. This condition will never initiate the fault reporting sequence but will only be set as an HNP system status indication.

Fault Origination

mask 000003

when one, the IOM detected the fault and originated this fault status word.

and the control of th

IOM Fault Status Format

Whenever the FNP IOM detects a channel fault, it stores a fault status word at $420(8) + \text{channel_number}$ and interrupts on level 0 for that channel.




Figure 6-5. FNP IOM Fault Status Word Format

Legend:

Α

В

channel data operation code. OPC 0 no data cycle. 1 load. store. add to store. subtract from store. AND to store. OR to store. 7 invalid. set interrupt cell operation code. SIC 0 none. unconditional. tally = 0 (TYO). tally = 1 (TY1). negative. 5 zero. 6 overflow. invalid. FLT fault type code. 0 none. all other memory illegal actions. 2 parity error. 3 invalid channel request.

parity error in IOM channel logic.

parity error in IOM central logic.

The following combinations of OPC and SIC will cause an invalid channel request fault.

OPC	SIC
7	any
any	7
0	. 0
0	2
0	2
0	
Ö	4 5
Ō	6

Indirect Control Word Formats

The indirect control word (ICW) is used consistently throughout the FNP I/O to control the transmission of data to and from channels of the FNP IOM. Individual channels expect particular conditions in their ICWs and will fault if unexpected conditions are found.




Figure 6-6. FNP IOM ICW Format

Legend:

- C character control.

 0 = treat data as 18-bit words.

 1 = treat data as 36-bit words.
 - 1 = treat data as 36-bit words. 2 = treat data as 9-bit bytes starting with byte 0 of Y.
 - 3 = treat data as 9-bit bytes starting with byte 1 of Y.
 - 4 = treat data as 6-bit bytes starting with byte 0 of Y.
 - 5 = treat data as 6-bit bytes starting with byte 1 of Y.
 - 6 = treat data as 6-bit bytes starting with byte 2 of Y. 7 = indirect idle, no data transmission.
- Y FNP data address.

Some channels will force the LSB of this address to zero in order to ensure access to word pairs.

E tally runout.

This bit is set when a tally runout condition is detected. If the bit is intentionally set by the software, tallying and address incrementing are suppressed.

TALLY count of memory accesses needed for data transfer.

PERIPHERAL STATUS/CONTROL WORD FORMATS

Formats of the status words and control words for peripherals are described in the following paragraphs.

<u>Direct Interface Adapter</u>

Direct Interface Adapter (DIA) Peripheral Control Word (PCW) - (454-455):

The location of the DIA PCW (454) is normally specified as the effective Y-address of the CIOC instruction, i.e., the CIOC operand word and the PCW are the same word.




Figure 6-7. FNP DIA PCW Format

ADDRESS address of a "list ICW" in FNP pointing to a list of "command DCWs".

U parity bit for 0-17 giving odd parity for the even FNP word.

L parity bit for 18-35 giving odd parity for the odd FNP word.

M channel mask bit.

LEVEL interrupt level to be sent to the Multics IOM.


OP CODE DIA operation code. 73 signal an interrupt at LEVEL to the Multics IOM.

 $\overline{73}$ with DIA \underline{not} busy -- fetch command DCWs using list ICW at ADDRESS. with DIA busy -- invalid connect.

DIA Command Data Control Words (DCWs):

The DIA data control words are located at the address specified in the list ICW. The list ICW is located at the address given in the address field of the PCW (see Figure 6-7 above). The list ICW used to access the DIA DCWs must specify 36-bit addressing.

First Word Pair



Second Word Pair




Figure 6-8. FNP DIA DCW Format

MAIN MEMORY ADDRESS

18 low-order bits of 24-bit Multics absolute main memory address for data.

parity bit for 0-17 giving odd parity for the even FNP word.

parity bit for 18-35 giving odd parity for the odd FNP word.

LEV/ADREXT

interrupt level for Multics IOM interrupt \underline{or} six high-order bits of Multics absolute main memory address for data.

OP CODE DIA operation code.

65 = read and clear 6180; OR to storage FNP.

70 = disconnect and interrupt FNP.

71 = interrupt FNP.

72 = jump (similar to IOM TDCW).

73 = interrupt Multics at LEV.

74 = report configuration status. 75 = data transfer; FNP to Multics. 76 = data transfer; Multics to FNP.

FNP ADDRESS

FNP store address for data.

count of memory accesses needed for data transfer. TALLY

DIA Status Word:

The DIA status word location is controlled by the DIA status ICW at (456-457).




Figure 6-9. FNP DIA Status Word Format

<u>Mask</u>	<u>Key</u>	Meaning
000010	a	DIA internal parity error.
000004 000001	þ	FNP software parity error.
	С	Multics IOM/DIA ready.
100000	ď	invalid connect from FNP.
040000	е	invalid command from FNP.
		and the control of th
020000	f	list ICW tally runout.
010000	g	data DCW not direct-36.
004000	h	Multics main memory address less than lower bound.
002000	i	Multics main memory address greater than upper bound.
001000	j	while inhibited by the restricted cycle switches, an attempt
		was made to perform a read and clear on main memory and OR to FNP storage; a read interrupt cells; or a data transfer command (FNP to Multics).

<u>Mask</u>	<u>Key</u>	Meaning
000400 000200 000100 000040 000020	k 1 m n	test command received while busy. invalid command from Multics. no answer from Multics. List ICW accessed with bit 23 on. Multics IOM parity error.
000010 000004 000002 000001	p q r s	command error in Multics IOM. U-bus error in Multics IOM. data parity error in Multics IOM. Multics IOM system fault.

Console

Console Peripheral Control Word (PCW):

This word is located at the effective Y-address specified by the ${\tt CIOC}$ instruction.




Figure 6-10. FNP Console PCW Format

Legend:

_

channel mask bit.

OP CODE

channel operation code.

00 = request status.

44 = write.

50 = read.

54 = wraparound mode.

Console Data Format

Data is transmitted as 9-bit characters under control of the data ICW at (462-463).

Console Status Word Format

Status is stored as a 9-bit byte under control of the status ICW at (460-461).

bit	name
0	device ready.
1	timer runout.
2	tally runout.
3	pre-tally runout.
4	transfer timing error.
5	control character.
6	connect while busy.
7	invalid PCW.
8	parity on read.

Card Reader

Card Reader Peripheral Control Word (PCW):

This word is located at the effective Y-address specified by the CIOC instruction.




Figure 6-11. FNP Card Reader PCW Format

Legend:

channel mask bit.

OP CODE channel operation code.

00 = request status. 01 = read card binary. 02 = read card decimal. 03 = read card mixed. 40 = reset status.

Card Reader Data Format

Data is read as 6-bit characters under control of the data ICW at (466-467).

)

6-11

Card Reader Status Word Format

Status is stored as a 36-bit peripheral status word under control of the status ICW at (464-465). See "Channel Status" in Section III for format and "Card Readers" in Section V or Appendix C for a description of the appropriate fields.

NOTE: The FNP does not support the CRU1050. The older CR10 and CR20 sometimes used for the FNP store the same status as the CRZ201.

Line Printer

Line Printer Peripheral Control Word (PCW):

This word is located at the effective Y-address specified by the CIOC instruction.




Figure 6-12. FNP Line Printer PCW Format

Legend:

channel mask bit. Μ

OP CODE

channel operation code.

00 = request status.

10 = write nonedited, no slew.

11 = write nonedited, slew one line. 12 = write nonedited, slew two lines. 13 = write nonedited, slew to top.

30 = write edited, no slew.

31 = write edited, slew one line.

32 = write edited, slew two lines. 33 = write edited, slew to top.

40 = reset status.

61 = slew one line.

62 = slew two lines.

63 = slew to top.

Line Printer Data Format

Data is written as 6-bit characters under control of the data ICW at (472-473).

A property shafter of proper the law or the law or the law of the law or th

Line Printer Status Word Format

Status is stored as a 36-bit peripheral status word under control of the status ICW at (470-471). See "Channel Status" in Section III for format and "Line Printers" in Section V or Appendix C for a description of the appropriate fields.

NOTE: The FNP does not support the PRU1200 or PRU1600.

Low-Speed Line Adapter

Low-Speed Line Adapter (LSLA) Peripheral Control Words (PCWs):

This word is located at the effective Y-address specified by the CIOC instruction.

PCW0




Figure 6-13. FNP LSLA PCWO Format

Legend:

COMND channel command. (See "LSLA PCW Commands" below.)

M channel mask bit.

PCW1




Figure 6-14. FNP LSLA PCW1 Format

Legend:			The term of the second	1.5	t	

<u>Mask</u>	<u>Kev</u>	<u>Field</u>	Meaning
170000		COMND	channel command. (See "LSLA PCW Commands" below.)
010000		М	channel mask bit.
000400	a		set receive mode.

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
000200	ь		set send mode.
000100	С		set wraparound mode.
000040	đ		set data terminal ready.
000020	е		set request to send.

LSLA PCW Commands

COMND 00	Command no command (needed for broadside channel commands).
01	input status request.
02	output status request.
03	configuration status request.
06	switch receive ICW.
07	switch send ICW.
10	initialize.
14	resynchronize.

LSLA Control Word Area

Each LSLA has a dedicated 16-word control area. See "FNP Store Map" later in this section for area locations.

relative area addr function

0-1	primary receive ICW
2-3	secondary receive ICW
4-5	primary send ICW
6-7	secondary send ICW
10-11	not used
12-13	not used
14-15	active status ICW
16-17	configuration status mailbox

NOTE: All data ICWs specify 9-bit characters.

LSLA Active Status Word Format

Active status is stored as one 36-bit word under control of the status ICW at $\langle control_word_area \rangle | 14$.




Figure 6-15. FNP LSLA Active Status Word Format

<u>Mask</u>	<u>Key</u>	Meaning
400000	а	<pre>status type. 0 = send status. 1 = receive status.</pre>
020000	b	active buffer. 0 = primary buffer (ICW) in use. 1 = secondary buffer (ICW) in use.
010000	С	1 = buffers (ICWs) switched after status store.
004000	d	1 = TYO tally condition.
002000	е	1 = TY1 tally condition.
000200	f	data set status change (receive only). If data set ready changes state or if a data terminal ready PCW is sent and either clear to send or carrier detect (i or j below) changes state, an active status interrupt occurs and receive status is stored with this bit set.
000040	g	transfer timing error.
400000	g h	data set ready.
200000	i	clear to send.
100000	j	carrier detect.
000400	k	receive mode.
000200	1	send mode.
000100	m	wraparound mode.
000040	n	data terminal ready.
000020	0	request to send.

LSLA Configuration Status Word Format

Configuration status is stored as one 36-bit word into the configuration status mailbox at <control_word_area>|16.




Figure 6-16. FNP LSLA Configuration Status Word

<u>Kev</u>	<u>Field</u>	Meaning
а		1 = synchronous.
	(06)8	subchannel type (always 06 for LSLA).
b		1 = two send ICWs being used.
С		1 = 8-bit characters.
	(026)8	line synchronizing character.

LSLA Device Command Characters

The LSLA is able to send device commands to the modems on its subchannels and to exercise the T&D subchannel by means of command character sequences transmitted as data. Device status returned from the modems and the T&D subchannel are recognized by a similar character sequence. The character sequence consists of an ESC character with odd parity (233)8, followed by any number (including zero) of fill characters (037)8, followed by one of the command/status characters below.




Figure 6-17. FNP LSLA Device Control Characters

Legend:

•			
<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
200 040 020 010 004 002 001	a b c d e f	P .	parity bit giving odd parity to the character. frequency select. answer control for Bell 103E modem. busy. data terminal ready. request to send. line break transmit.
074 002 001	g h	DIGIT	binary value of next digit to be dialed. call request. digit present.
077		OP CODE	special channel command. 40 = error count command. 41 = unused. 44 = low-speed wraparound reset. 45 = low-speed wraparound set. 50 = high-speed wraparound. 51 = configuration mode command. 54 = disable protect. 55 = channel status request.

LSLA Device Status Characters




Figure 6-18. FNP LSLA Device Status Character Formats

<u>Mask</u>	<u>Key</u> .	<u>Field</u>	Meaning
040 020 010 004 002 001	a b c d e f	P	parity bit giving odd parity to the character. data set ready. restraint. clear to send. ring. carrier detect. line break.
040 020 010 004 002 001	g h i j k		power indicator. data set status. present (send) next digit. data line occupied. abandon call and retry. used only by T&D.
		CNT	binary error count.

High-Speed Line Adapter

High-Speed Line Adapter (HSLA) Peripheral Control Word (PCW) Formats:

This word is located at the effective Y-address specified by the ${\tt CIOC}$ instruction.

PCW0




Figure 6-19. FNP HSLA PCWO Format

Legend:

COMND subchannel command. (See "HSLA PCW Commands" below.)

SUBCHAN subchannel number.

PCW1




Figure 6-20. FNP HSLA PCW1 Format

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
170000		COMND	subchannel command. (See "HSLA PCW Commands" below.)
003700		SUBCHAN	subchannel number.
007000		RES	unassigned, reserved for broadside commands.
000400 000200 000100 000040 000004 000002	a b c d g h		set receive mode. set send mode. set wraparound mode. set data terminal ready. supervisory send. ACU call request. spare.
PCW2			

Figure 6-21. FNP HSLA PCW2 Format

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
170000		COMND	subchannel command. (See "HSLA PCW Commands" below.)
037000		SUBCHAN	subchannel number.
000040 000020 000010 000004 000002 000001	a b c d e f		receive data has parity. send data has parity. use odd parity. use two send ICWs. enable character control table (CCT). spare.
004000	g		<pre>0 = one stop bit. 1 = two stop bits.</pre>
000200 000100 000040 000020 000010 000004 000002 000001	h i j k l m n o		set 110 baud. set 134.5 baud. set 150 baud. set 300 baud. set 1050 baud. set 1200 baud. set 1800 baud. set optional baud rate (e.g., 75 or 600).
			and the first of the property of the state o

PCW3




Figure 6-22. FNP HSLA PCW3 Format

Legend:

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
170000		COMND	subchannel command. (See "HSLA PCW Commands" below.)
003700		SUBCHAN	subchannel number.
000040 000020 000010 000004 000002 000001	a b c d e f		receive data has parity. send data has parity. use odd parity. use two send ICWs. enable character control table (CCT). spare.
007400		RES	reserved for subchannel use.
000377		SYNC CHAF	subchannel synchronizing character.

HSLA PCW Commands

PCWO,1	15 16	Command no command (needed for broadside commands). subchannel input status request. subchannel output status request. subchannel configuration status request. set subchannel mask register bit. reset subchannel mask register bit. switch subchannel receive data buffers (ICWs). switch subchannel send data buffers (ICWs). initialize (all subchannels). store mask register (into subchannel 0 control word area). not used. resynchronize subchannel. transmit line break. not used. not used.
PCW2,3	00-07 10-13 14 15	Command reserved. not used. set 5-bit character (asynchronous). set 6-bit character. set 7-bit character. set 8-bit character.

HSLA Control Word Areas

Each HSLA subchannel has a dedicated 16-word control word subarea located at 16 * SUBCHAN within the control word area for the HSLA. See "FNP Store Map" later in this section for HSLA control word area locations.

relative area addr function

- primary receive ICW. 0 - 1secondary receive ICW. 2-3 primary send ICW. 4-5 secondary send ICW. 6-7 10 base address word. unused. 11 mask register (subchannel 0 only). 12-13 14-15 active status ICW.
- 16-17 configuration status mailbox.

Base Address Word Format

The base address word (BAW) is used by the character control feature of the HSLA to prepare addresses for referencing of the character control table (CCT).




Figure 6-23. FNP HSLA BAW Format

Legend:

BA base address of character control table (CCT).

M modifier (used for CCT packing).

S short table indicator.

TSF table switch field.

Character Control

The character control feature of the HSLA allows each subchannel to employ its own arbitrary set of control characters. If character control is enabled (see Figures 6-21 and 6-22 above), a reference is made for each data character received to a character control table (CCT) that specifies the action to be taken for that character.

Character control characters are stored as 9-bit characters in the CCT and are selected by the following addressing algorithm:

```
"!" -> concatenation.
"!" -> logical OR.
Bn -> nth bit of data character (B1 = LSB).
"." -> PL/I structure qualifier flag.
```

BAW.M is used to pack CCTs for short (5-, 6-, 7-bit) codes and BAW.TSF is a dynamic offset, which may be changed by a reference to a character control character (CCC).

Character Control Character Format




Figure 6-24. FNP HSLA CCC Format

Legend:

TSF table switch field for next CCT reference.

R resynchronize.

S switch buffers.

P inhibit parity.

CMD command field. (All codes, except 6, store character.)

0 = no special action.

1 = terminate after next character.

2 = terminate after second character.

3 = terminate now.

4 = set marker status bit only.

5 = marker interrupt after next character.

6 = do not store character.

7 = marker interrupt now.

Mask Register Word Format for DN355 or DN6632 FNPs

(This word is stored for subchannel 0 only.)




Figure 6-25. FNP HSLA Mask Register Word Format

Legend:

PRI indicates which subchannels will receive priority service from the \mbox{HSLA} central.

PRI	Meaning	
000	No high priority scan	
001	Subchannels 0 and 1	
010	Subchannels 0 through 3	
011	Subchannels 0 through 7	
100	Subchannels 0 through 15	5

Mark Register Word for DN6670 FNPs

(This word is stored for subchannels 0, 8, 16 and 24.)




Figure 6-26. DN6670 Mask Status Word

HSLA Active Status Word Format

Active status from subchannels is stored under control of the status ICW at (14-15) in the subchannel control word area.




Figure 6-27. FNP HSLA Active Status Word Format

Mask	<u> Key</u>	Meaning
400000	а	<pre>status type. 0 = send status. 1 = receive status.</pre>
200000	b	normal marker character received.
100000	С	delayed marker character received.
040000	d	terminate character received.
020000	е	secondary buffer (ICW) is active.
010000	f	switch buffers (ICWs) after status store.
004000	g	TYO tally condition.
002000	ĥ	TY1 tally condition.
001000	i	received character parity error.
000400	j	command to unimplemented subchannel.

This page intentionally left blank.

<u>Mask</u>	<u>Key</u>	Meaning
000200 000040 000004 000002 000001	k 1 m n	change in data set status occurred. transfer timing error. no stop bit received. data line occupied (ACU). power (ACU).
400000 200000 100000 040000 020000	p q r s t	data set ready. clear to send. carrier detect. supervisory receive. abandon call and retry (ACU).
010000 004000 002000 000400 000200	u v w x y	<pre>data set status (ACU). ring indicator. line break. receive mode. send mode.</pre>
000100 000040 000020 000010 000004 000002	z A B C D E	wraparound mode. data terminal ready. request to send. make busy. supervisory send. call request (ACU).

HSLA Configuration Status Word Format

Subchannel configuration status is stored directly into the configuration status mailbox at (16-17) in the subchannel control word area.




Figure 6-27. FNP HSLA Configuration Status Word Format

<u>Mask</u>	<u>Kev</u>	Meaning
200000	а	<pre>0 = asynchronous subchannel. 1 = synchronous subchannel.</pre>
077000	TYPE	<pre>subchannel type. 00</pre>

<u>Mask</u>	<u>Key</u>	Meaning
000040	b	check parity on receive.
000020	С	generate parity on send.
000010	d	0 = use even parity.1 = use odd parity.
000004	е	use two send ICWs.
000002	f	use BAW (enable character control).
100000	g	5-bit characters if asynchronous.
040000	h	6-bit characters.
020000	i	7-bit characters.
010000	j	8-bit characters.
004000	k	two stop bits.
000200	1	110 baud if asynchronous.
000100	m	134.5 baud if asynchronous.
000040	n	150 baud if asynchronous.
000020	0	300 baud if asynchronous.
000010	р	1050 baud if asynchronous.
000004	q	1200 baud if asynchronous.
000002	r	1800 baud if asynchronous.
000001	s	optional baud rate (e.g., 75 or 600) if asynchronous.
000377	SYNC	CHAR synchronizing character if synchronous.

FNP ENVIRONMENT

The following paragraphs explain the hardware environment in which the $\ensuremath{\mathsf{FNP}}$ code executes.

Interrupt Assignments

The FNP has 256 interrupts organized into 16 levels of 16 interrupts each. Each interrupt within a level corresponds to a bit in the interrupt cell word for that level. When an interrupt occurs, a tsy instruction is forced that makes an indirect reference to location 20(8)*(bit position) + (level).

en andreasan an traces and a second and a second and a second

Table 6-5. FNP Interrupt Assignment Map

_	000	001	002	003	004	005	006	007
0	cnsF	ensS	cnsT	diaS00	HOAOO	HOA16	HOCOO	H0C16
10	H1AOO	H1A16	H1C00	H1C16	H2A00	H2A16	H2C00	H2C16
20	cdrF	cdrS	cdrT	diaS01	HOAO1	HOA17	HOCO1	H0C17
30 _	H1A01	H1A17	H1C01	H1C17	H2A01	H2A17	H2C01	H2C17
40	prtF	prtS	prtT	diaS02		HOA18	H0C02	H0C18
50	H1A02	H1A18	H1C02	H1C18	H2CO2	H2A18	H2C02	H2C18
60		; *******	****	diaS03		HOA19	H0C03	HOC19
70 _	<u> H1A03</u>	H1A19	H1C03	H1C19	H2A03	H2A19	H2C03	H2C19
100	diaF	1 774 4 00	diaT	diaS04		HOA20	HOCO4	H0C20
110	H1AO4	H1A20	H1C04	H1C20	H2A04	H2A20	H2C04	H2C20
120	i H1AO5	i H1A21	H1C05	diaS05 H1C21	HOAO5	HOA21 H2A21	H0C05 H2C05	H0C21
130 -	HOF	I DIAZI	HICU5	diaS06	H2A05 H0A06	HOA22	HOCO6	H2C21 H0C22
150	ног Н1АО6	H1A22	H1C06	H1C22	H2A06	H2A22	H2C06	H2C22
160	H1F	ј ПІНДД 1	писоо	11022 diaS07	HOAO7	HOA23	H0C07	H0C23
170	H1AO7	H1A23	H1C07	H1C23	H2AO7	H2A23	H2C07	H2C23
200	H2F	!	111001	diaS08		HOA24	H0C08	HOC24
210	H1A08	H1A24	H1C08	H1C24	H2AO8	H2A24	H2C08	H2C24
220	LOF	LOA	LOC	diaS09		HOA25	H0C09	H0C25
230 _	H1A09	H1A25	H1C09	H1C25	H2A09	H2A25	H2C09	H2C25
240	L1F	L1A	L1C	diaS10	HOA10	HOA26	HOC10	HOC26
250	H1A10	H1A26	H1C10	H1C26	H2A10	H2A26	H2C10	H2C26
260	L2F	L2A	L2C	diaS11	HOA11	HOA27	HOC11	HOC27
270 _	H1A11	H1A27	H1C11	H1C27	H2A11	H2A27	H2C11	H2C27
300	L3F	L3A	L3C	diaS12	HOA12	HOA28	H0C12	H0C28
310	H1A12	H1A28	H1C12	H1C28	H2A12	H2A28	H2C12	H2C28
320	L4F	L4A	L4C	diaS13	HOA13	HOA29	HOC13	H0C29
330 _	H1A13	H1A29	H1C13	H1C29	H2A13	H2A29	H2C13	H2C29
340	L5F	L5A	L5C	diaS14	HOA14	HOA30	HOC14	H0C30
350	H1A14	H1A30	H1C14	H1C30	H2A14	H2A30	H2C14	H2C30 ¦
360	tmrF	itr	etr	diaS15		HOA31	H0C15	H0C31
370 _	H1A15	H1A31	H1C15	H1C31	H2A15	H2A31	H2C15	H2C31

A <u>cc</u>	active data interrupt, subchannel cc
С <u>сс</u>	configuration data interrupt, subchannel cc
edr	card reader
ens	FNP console
dia	direct interface adapter
etr	elapsed time rollover interrupt
F	fault interrupt
H <u>n</u> itr	high-speed line adapter <u>n</u>
itr	interval timer runout interrupt
L <u>n</u>	low-speed line adapter n
prt S	printer
S	special interrupt
S <u>xx</u>	special interrupt from DIA mailbox <u>xx</u>
T	terminate interrupt
tmr	timer channel

Table 6-6. FNP Interrupt Cells

level		bit position 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	16_17_
16461	400	IOM channel fault interrupts	
1		IOM channel special interrupts	
ż	402	IOM channel terminate interrupts	
3		DIA special interrupts	n
4	404	HSLA#0 subchannels 0-15, active	0
5	405	HSLA#0 subchannels 16-31, active	t ¦
6	406	HSLA#0 subchannels 0-15, configuration	
7	407	HSLA#0 subchannels 16-31, configuration	
10	410	HSLA#1 subchannels 0-15, active	
11	411	HSLA#1 subchannels 16-31, active	i u i
12	412	HSLA#1 subchannels 0-15, configuration	s
13	413	HSLA#1 subchannels 16-31, configuration	e
14	414	HSLA#2 subchannels 0-15, active	d
15	415	HSLA#2 subchannels 16-31, active	
16	416	HSLA#2 subchannels 0-15, configuration	
17	417	HSLA#2 subchannels 16-31, configuration	<u>i </u>

FAULT VECTORS

The processor fault vector base in the FNP is 440(8), and there are eight hardware faults defined.

Address	Fault
440	power off.
441.	power on.
442	memory parity.
443	invalid operation code.
444	overflow.
445	invalid memory operation.
446	divide check.
447	invalid program interrupt.

In addition to these eight hardware faults, there are two simulated faults that are set by the software for the condition specified. There are no "fault vector" locations associated with the simulated faults.

the first of the f

- unexpected interrupt.
 console abort command.

0	I/O Interrupt Vectors
400	I/O Interrupt Cells
420	IOM Fault Status Words
440	Processor Fault Vectors
450	I/O Communications Region
500	LSLA#0 Control Word Area
520	LSLA#1 Control Word Area
540	LSLA#2 Control Word Area
560	LSLA#3 Control Word Area
600	LSLA#4 Control Word Area
620	LSLA#5 Control Word Area
640	unassigned
1000	HSLA#0 Control Word Area
2000	HSLA#1 Control Word Area
3000	HSLA#2 Control Word Area
4000	Program Modules and Data Buffers

Figure 6-28. FNP Store Map



SECTION VII

MULTICS ENVIRONMENT

This section describes very broadly the environment in which Multics and the Multics user processes execute. The reader desiring more detail is referred to the entire set of Multics Program Logic Manuals (PLMs) and to the Multics module listings.

MAIN MEMORY MAPS

The following paragraphs describe the gross allocation of main memory during the three distinctly different Multics operational environments: BOS, bootstrap1, and service.

BOS Environment

BOS operates in segmented, nonpaged appending mode with exactly eight defined segments. The eight pointer registers are loaded with fixed segment numbers and the segment base and bound values are manipulated according to the requirements of the code.




Figure 7-1. Main Memory Map for BOS

Bootstrap1 Environment

The bootstrap1 program runs in fully segmented, unpaged appending mode.




Figure 7-2. Main Memory Map for Bootstrap1

Service Environment

Multics service mode runs in fully segmented, fully paged appending mode.




Figure 7-3. Main Memory Map for Multics Service

INTERRUPT ASSIGNMENTS

Table 7-1. Interrupt Assignments

<u>Dec</u>	<u> 0ct</u>	F/I ADDR in SCU data	Assi	ignr	<u>nent</u>
0	0	00			
1	1	02 04	BSC	#0	
3	2	06	DSC	# U	
2 3 4 5 6	2 3 4	10	IOM	#0	overhead
5	5	12	IOM	#1	overhead
6	6	14	MOI	#2	overhead
7	7	16	IOM	#3	overhead
8	10	20			
9	11	22			
1Ó	12	24	BSC	#1	
11	13	26			
12	14	30	IOM	#0	
13	15	32	IOM	#1	
14	16	34	IOM	#2	terminate
15	17	36	IOM	#3	terminate

19 20 21	20 21 22 23 24 25 26 27	40 42 44 46 50 52 54 56	software (system trouble) software (syserr log) IOM #0 marker IOM #1 marker IOM #2 marker IOM #3 marker
24 25 26 27 28 29 31	30 31 32 33 34 35 36 37	60 62 64 66 70 72 74 76	<pre>software (processor initiate) software (preempt) software (stop) software (quit) IOM #0 special IOM #1 special IOM #2 special IOM #3 special</pre>

MACHINE CONDITIONS DATA LAYOUT

	()		1		2	3	3		4		5		6		7	
0		PR	.0		PR1				PR2				PR3				
10	PR4				PR5			PR6				PR7					
20	ХO	Х1	Х2	Х3	X 4	X5	Х6	х7	A req Q r			req	<(9) exp		<(21) TMR	(3)> RAR	
30	PPR	APUST	FLT	IAL IAC FLTCD	TPR	CPU#		TSNn A.B.C TBIT	ICT	IND	CA	CUST	CUR	INST	ODD	INST	
40	MEM CTLR MASK				IPS		FAULT FIM TEMP HANDLER FIM TEMP ERROR CODE				<(54) TIME OF FAULT						
50						E:	IS POI	NTERS &	LENG	THS DA	TA						

Figure 7-4. Machine Conditions Data Layout

STACKS

Stack Header Layout

PL/I Declaration (stack_header.incl.pl1)

```
based (sb) aligned, fixed bin,
dcl 1 stack_header
2 pad1 (4)
                                                                       /* obsolete */
    2 old_lot_ptr
2 pad2 (10)
2 null_ptr
                                     ptr,
                                     fixed bin,
                                     ptr,
    2 stack_begin_ptr
2 stack_end_ptr
                                     ptr,
                                     ptr,
    2 lot_ptr
2 signal_ptr
                                     ptr,
                                     ptr,
                                     ptr,
     2 bar_mode_sp
     2 pl1_operators_ptr
                                     ptr,
                                     ptr,
     2 call_op_ptr
```

```
2 push_op_ptr
                              ptr,
2 return_op_ptr
                              ptr,
2 return_no_pop_op_ptr
                              ptr,
2 entry_op_ptr
2 trans_op_tv_ptr
                              ptr,
                              ptr,
2 isot_ptr
                              ptr,
2 pad3 (2)
                              fixed bin,
2 unwinder_ptr
                              ptr,
                              fixed bin;
2 stack_header_end
 <stack>
    +
0
   10
   20
        null ptr
                                            stack end ptr
                                                              lot ptr
                           stack begin
                           ptr
   30
        signal ptr
                           process info
                                            pl1_operators_
                                                              call op ptr
                                            ptr
                           ptr
   40
                                            short return
                                                               entry op ptr
         push op ptr
                           return op ptr
                                             op ptr
   50
         trans_op_tv
                             isot_ptr
                                                               unwinder ptr
   60
```

Figure 7-5. Stack Header Layout

Stack Frame Layout

```
PL/I Declaration (stack_frame.incl.pl1)
```

```
aligned,
dcl 1 stack_frame based(sp)
    2 pointer_registers(0: 7)
                                          ptr,
    2 prev_sp
                                          ptr,
    2 next_sp
                                          ptr,
    2 return_ptr
                                          ptr,
                                          ptr,
    2 entry_ptr
                                          ptr,
    2 operator_and_lp_ptr
    2 arg_ptr
                                          ptr,
    2 static_ptr
                                          ptr unaligned,
    2 reserved bit(36),
    2 on_unit_relp1 bit(18)
                                          unaligned,
    2 on_unit_relp2 bit(18)
2 translator_id bit(18)
                                          unaligned,
                                          unaligned,
    2 operator_return_offset bit(18)
                                          unaligned;
```

The argument list structures are explained more fully in the MPM Subsystem Writers' Guide, Order No. AK92. Briefly, call type tells what kind of call is being made. The following values are defined: 0, for a quick (intra-segment) call; 4, for a non-quick call; 8, for a call made through an entry variable. In this last case, an environment pointer is also passed, and the second form of arg list is the one used.

<arglist>




Figure 7-7. Argument List Layout For Call Without Fnvironment Pointer

Argument Descriptor

An argument descriptor is pointed to by a descriptor pointer in an argument list. (For a full discussion of descriptors, refer to the MPM Subsystem Writers' Guide, Order No. AK92.) Its format is given by the following structure:

PL/I Declaration (arg descriptor.incl.pl1)

```
dcl 1 arg_descriptor
                                   based aligned.
    2 flag
                                   bit(1) unal,
fixed bin(6) unsigned unal,
    2 type
    2 packed
                                  bit(1) unal,
                                  fixed bin(4) unsigned unal,
    2 number dims
    2 size
                                  fixed bin(24) unsigned unal;
dcl 1 fixed arg descriptor
                               based aligned,
bit(1) unal,
    2 flag
    2 type
                                  fixed bin(6) unsigned unal,
    2 packed
                                 bit(1) unal,
    2 number dims
                                  fixed bin(4) unsigned unal,
    2 scale
                                 fixed bin(11) unal,
    2 precision
                                  fixed bin(12) unsigned unal;
```

0 0 0 1		0 0 0 6 7 8		1 1 1 2		3 5
111	TYPE	 P 	ИЪ	-	SIZE	
1		6 1		4		24

Figure 7-8. Argument Descriptor Format

Legend:

Р

TYPE (arg descriptor.type) descriptor type for data being described. Refer to the MPM Subsystem Writers' Guide, Order No.4K92 for a complete list of descriptor types.

or descriptor types.

(arg_descriptor.nacked)

0 = unpacked.

1 = packed.

ND (arg descriptor.number dims) number of dimensions if item is an arrav.

SIZE (arg_descriptor.size) length of string data, or number of members for structure data.

0 0 0 1		0 0 0 6 7 8		1 1 1 2		2 2		۲ 5
1 1	TYPE		ND		SCALE.	!	PRFC	, 1
1		6 1		4		12		12

Figure 7-9. Fixed Point Argument Descriptor

Legend: see legend for Argument Descriptor Format

SCALE (fixed_arg_descriptor.scale) arithmetic scale factor of data.

PREC (fixed arg descriptor.precision) precision of data.

Table 7-2. ASCII Character Chart

		0		1		2		3		4		5		6		7	
000	T	NUL	1	SOH	Ī	STX	Т	ETX	Ī	EOT	T	ENQ	Ţ	ACK		BF.L	Ţ
010	1	BS	1	ΗT	ł	NL	ŀ	VΤ	į	NP	1	CR	ļ	S0	i	SI	ŀ
020	1	DLE	1	DC 1	1	DC 2	1	DC3	!	DC4	1	NAK	!	SYN	1	ETB	1
030	i	CAN	1	ΕM	1	SUB	1	ESC	1	FS	1	GS	1	RS	i	US	ŧ
040	1		i	!	ì	72	1	<i>‡</i> ,	ļ	\$	1	3	!	&	İ	•	!
050	!	(1)	1	*	ì	+	ŀ	,	ł	-	i	•	1	/	i
060	i	0	ì	1	i	2	i	3	i	4	i	5	i	6	i	7	i
070	1	8	i	9	i	:	1	;	i	<	ì	=		>	! !	?	ŀ
100	!	C	1	Α	ŀ	Р	1	С	ľ	D	1	E	ŀ	F	1	G	1
110	1	Н	1	I	1	J	i	K	ŀ	L	ł	М	ŀ	N	!	0	ŧ
120	!	P	1	Q	1	R	1	5	ŀ	Τ	1	IJ	ŀ	V	1	M	!
130	1	Х	i	Y	1	Z	ŀ	[!	\	į]	ŀ	^	1		ŀ
140	ł	`	ŀ	а	ŀ	b	i	С	1	d	i	е	ŀ	f	i	g	ŀ
150	1	h	ļ	i	ł	j	i	k	ŀ	1	i	m	1	n		0	ŀ
160	1	р	1	q	1	r	!	S	ŀ	t	i	u	i	V	i	W	ŀ
170	1	X	;	y	1	z	;	{	1	!	1	}		~	1	PAD	ŀ

This page intentionally left blank.

AN87A

APPENDIX A

ACRONYM DEFINITIONS

```
automatic call unit
ACU
APU
          appending unit
          appending unit history registers
APU-HR
          American Standard Code for Information Interchange
ASCII
AST
          active segment table
BAR
          base address register
          base address word
BAW
          Binary-Coded Decimal
BCD
          Bootload Operating System
BOS
          beginning of tape
BOT
          bulk store controller
BSC
BSU
          bulk store unit
          controller adapter
CA
          character control character
CCC
          character control table
CCT
          common peripheral interface
CPI
CPU
          central processor unit
          current status block
CSB
          control unit
CII
CU-HR
          control unit history registers
DA
        · device adapter
DAI
          device adapter interface
DBR
          descriptor base register
DCB
          data control block
DCW
          data control word
          direct interface adapter
DIA
          device level interface
DLI
          descriptor segment base register (usually referred to as DBR)
DSBR
DII
          decimal unit
DU-HR
          decimal unit history registers
          Extended Binary-Coded Decimal Interchange Code
EBCDIC
EDAC
          error detection and correction
EIA
           Electronic Industries Association
          execute interrupt mask assignment
EIMA
EIS
          extended instruction set
EOF
          end of file
ESC
          escape
ESN
           effective segment number
          fault intercept module
FIM
           DATANET 6600 Front-End Network Processor
FNP
          or DATANET 355 Front-End Network Processor high-speed line adapter
HSLA
ΙA
           illegal action
           internal adapter interface
IAI
ICT
           instruction counter
                                                144
ICW
           indirect control word
IDCW
          instruction DCW
IMW
           interrupt multiplex word
           illegal opcode
IOC
MOI
           input/output multiplexer
IPR
           illegal procedure
IPS
           interprocess signal
          indirect-to-pointer (pointer pair)
indirect-to-segment (pointer pair)
ITP
ITS
```

```
list pointer word
LPW
          least significant bit(s)
LSB
          least significant digit(s)
LSD
          low-speed line adapter
LSLA
          modification field
MF
          modified frequency modulation
MFM
          metal oxide semiconductor
MOS
          microprogrammed peripheral controller
MPC
          most significant bit(s)
MSB
          most significant digit(s)
MSD
          nonreturn to zero; change on ones (tape drive modes)
NRZI
          operational-in (line)
OPT
          operations unit
OU
          operations unit history registers
OU-HR
          peripheral control word
PCW
          phase encoded (tape drive modes)
PΕ
          pointer register number
PRNUM
          procedure ring register
PRR
          peripheral subsystem interface
PSI
          procedure segment register
PSR
          page table word
PTW
          page table word associative memory
PTWAM
          rotational position sensing
RPS
          read system controller registers
RSCR
          read status register (MPC command)
RSR
          system controller
SC
          store control unit
SCU
          status control word
SCW
          segment descriptor word
SDW
          segment descriptor word associative memory
SDWAM
           segment number register (part of pointer register)
SNR
           system segment table
SST
           test and diagnostics
T&D
           tape controller adapter
TCA
           transfer DCW
TDCW
           temporary pointer register
TPR
           temporary ring register
TRR
           temporary segment register
TSR
           unit record controller
URC
           unit record microprogrammed peripheral controller
URMPC
           vertical format control
 VFC
           vertical format unit
 VFU
           zone address control
 ZAC
```


and the state of t

APPENDIX B


DATA AND CONTROL WORD FORMATS

This appendix consists of information described in more detail in other sections of this manual. The information is repeated here to provide a quick and easy reference for user convenience.


Even Word:




Odd Word:



IOM PCW & DCW Format




IOM DCW Format




IOM TDCW Format

Figure B-1. IOM Formats




IOM LPW Extension Format




IOM SCW Format

Even Word:



Odd Word:



IOM Status Format




Figure B-1 (cont). IOM Formats




Figure B-2. Bulk Store Data Control Block (DCB) Format




Figure B-3. Bulk Store DCB Status Block Format




Figure B-4. Bulk Store Current Status Block (CSB) Format




Figure B-5. DU Pointers and Lengths Format




Figure B-6. SCU Data Format

Table B-1. Processor Fault Numbers

	_	F/I ADDR	Nome	M	nemonio	Priority	Group	Mode
0 0 1 2 3	0 1 2 3	<u>in SCU data</u> 01 03 05 07	Shutdown Store Master Mode Entry Fault Tag 1		sdf str	27 10 11 17	VII IV V V	M/G M/G M/G M/G
4 5 6 7	4 5 6 7	11 13 15 17	Timer Runout Command Derail Lockup		tro cmd drl luf	26 9 15 5	VI IV V IV	M/G M/G M/G M/G
10 11 12 13	8 9 10 11	21 23 25 27	Connect Parity Illegal Procedure Op Not Complete		con par ipr onc	25 8 16 4	VII V II	M/G M/G M/G M/G
14 15 16 17	12 13 14 15	31 33 35 37	Startup Overflow Divide Check Execute		suf ofl dvck exc	1 7 6 2	I III I	M/G M/G M/G M/G
20 21 22 23	16 17 18 19	41 43 45 47	Directed Fault 0 Directed Fault 1 Directed Fault 2 Directed Fault 3		dft0 dft1 dft2 dft3	20 21 22 23	VI VI VI	M M M M
24 25 26 27	20 21 22 23	51 53 55 57	Access Violation Master Mode Entry Master Mode Entry Master Mode Entry	. 3	mme3	24 12 13 14	VI V V	M M M M
30 31 32 33	24 25 26 27	61 63 65 67	Fault Tag 2 Fault Tag 3 Unassigned Unassigned		ftg2 ftg3	18 19	Å A	M M
34 35 36 37	28 29 30 31	71 73 75 77	Unassigned Unassigned Unassigned Trouble		trb	3	II	М

APPENDIX C

PERIPHERAL STATUS

This section describes the MAJOR and SUBSTATUS fields of the IOM channel status data shown in Figure 3-10. MAJOR and SUBSTSATUS in this section are given in octal form.

CARD READERS

If the device is a card reader, the MAJOR and SUBSTATUS fields are interpreted according to the list below. Substatuses marked with an asterisk (*) may be ORed within the same major status.

MAJOR SUBSTATUS

- 40 CHANNEL READY.
 - channel ready. If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel and device are ready to accept a new command.
 - O1 (CRU1050) 51-column cards.
 As above except that the input card hopper contains 51-column cards.
- 41 DEVICE BUSY.
 - 00 (CRZ201) one the following occurred:
 - A "feed" or "stack" command was being executed and a reqs or ress command was received.
 - 2. A "feed" command was being executed and another feed command was received.
 - A "stack" command was being executed and another stack command was received.
 - 4. A command was received with a card in the read head.
- 42 ATTENTION.
 - OO (CRU1050) offline (device power off).
 The unit record controller (URC) MPC could not communicate with the device. The operational-in (OPI) line of the device adapter interface (DAI) is reset.

(CRU1050) hopper/stacker alert. The input card hopper is empty and/or the output card stacker is full.

- 02* manual halt. The MANUAL HALT switch has been pressed or a safety interlock is open.
- O5* (CRZ201) last batch.
 The LAST BATCH switch has been pressed <u>and</u> the input card hopper is empty.
- 10* feed alert.

 The next card from the input hopper failed to feed properly.
- 20* card jam.

 The trailing edge of a card failed to reach a photocell station in the card track within the specified time after the detection of the leading edge of the card at the station.
- 40* (CRZ201) read alert.
 One or more of the following occurred:
 1. read photocell light current error.
 2. read photocell dark current error.
 - read strobe count error.
 card-in-head error.
 - 5. internal parity error.6. read error test check failure.

(CRU1050) read alert.

One or more of the following occurred:

- 1. read photocell light current error.
- 2. read photocell dark current error.
- 3. read strobe count error.
- 4. card-in-head timing error.
- 50* (CRZ201) sneak feed.
 Prior to receipt of the current command, one or more cards passed through the card reader without a command having been given.

43 DATA ALERT.

- O1 (CRZ201) transfer timing alert.

 The IOM failed to accept (read) data characters at a rate compatible with the transfer rate of the card reader.
- validity alert.

 During execution of a "read card decimal" command, an invalid character was detected. An ignore character ("?" = 17(8)) is stored in the card image in place of each invalid character.
- dual read failure.

 A discrepancy was detected in the contents of a card column as read by the dual read head of the card reader. In decimal mode, an ignore character ("?" = 17(8)) is stored in the card image in place of the invalid column. In binary mode, two ignore characters are stored in place of the invalid column.
- 10 (CRZ201) no read command.

 A card fed by a "feed card" command entered the read station before a "read" command was received. The "read" command must be received within 9 milliseconds of the preceding "feed card" command.

45 COMMAND REJECT.

- invalid command. The device is unable to recognize the command code in the PCW or IDCW.
- (CRZ201) no card committed. 02 A stack command was received at a time other than within 6 milliseconds after a card left the read head.

(CRU1050) invalid device code. The device code specifies a device that is not configured.

(CRZ201) late read command. 04 A "read" command was received after a card entered the read station. Also see DATA ALERT, substatus 10, no "read" command described above.

> (CRU1050) IDCW parity. A parity error occurred on the logical channel number field in an IDCW from the IOM.

- LOAD OPERATION COMPLETE. 47
 - (CRZ201) load complete. 0.0 A load card (boot) sequence has completed with no DATA ALERT or ATTENTION conditions.
- MPC DEVICE ATTENTION. 52
 - 01 (CRU1050) IAI error. A parity error was detected on the internal adapter interface (IAI) between the multiplexer adapter and the URMPC.
 - (CRU1050) DAI error (no media movement). One of the following was detected on the device adapter interface (DAI) between the URMPC and the device adapter 02 (DA):

 - Parity error detected by the DA.
 Parity error detected by the URMPC.
 Error timeout detected by the URMPC.
 - 04 (CRU1050) DA transfer error. A timing error was detected by the DA during device operation.
 - 10 (CRU1050) invalid punch. An invalid decimal punch combination (two or more punches in rows 1-7) was detected by the DA. No character substitution is made in the card image.
- MPC DEVICE DATA ALERT. 53
 - (CRU1050) transmission parity error. A parity error was detected by the peripheral subsystem interface (PSI) during transfer of data from the IOM to the 01 URMPC.
 - (CRU1050) DAI error (with media movement). One of the following was detected on the DAI between the 05 URMPC and the DA:
 - 1. Parity error detected by the DA.
 - 2. Parity error detected by the URMPC.
 - 3. Error timeout detected by the URMPC.

55 MPC COMMAND REJECT.

- O1 (CRU1050) illegal procedure.

 The URMPC is in suspend mode and will accept only special controller commands.
- O2 (CRU1050) illegal logical channel number.
 The logical channel number sent with an IDCW was illegal (not 00-07 hexadecimal).
- 10 (CRU1050) device reserved.

 The device requested is reserved to another PSI and is not available for use.

60 POWER OFF.

OO (CRZ201) power off.
The device is powered off or is not cabled to the CPI channel in the IOM.

(CRU1050) power off. The URMPC is powered off, is not cabled to the PSI channel in the IOM, or has lost its personality firmware.

CARD PUNCHES

For a card punch, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.

MAJOR SUBSTATUS

- 40 CHANNEL READY.
 - channel ready.

 If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel and device are ready to accept a new command.

42 ATTENTION.

- OO (PCU0120) offline.
 The unit record controller (URC) MPC could not communicate with the device. The operational-in (OPI) line of the device adapter interface (DAI) is reset.
- 01* hopper/stacker alert.

 The input card hopper is empty and/or the output card stacker is full.
- 02* manual halt. The MANUAL HALT switch has been pressed or a safety interlock is open.
- 04* chad box full.

 The chad receptacle is full.

- 10* feed failure. A card from the input hopper failed to feed into the punch mechanism.
- 20* One or more cards were improperly loaded in the input hopper or a card failed to progress at the proper time from one station to the next in the card track.

43 DATA ALERT.

- 00 or 01* (CPZ201) transfer timing alert. The IOM did not send (write) data characters at a rate compatible with the transfer rate of the card punch.
- 02* (CPZ201) transmission parity alert. A parity error was detected on a data character received from the IOM.
- 04* (CPZ201) punch alert. A count of holes punched in a card was compared with a calculated hole count and the counts did not agree.
- (PCU0120) punch alert. 10 A count of holes punched in a card was compared with a calculated hole count and the counts did not agree.

COMMAND REJECTED. 45

01 invalid command. The channel is unable to recognize the device command code in the PCW or IDCW.

52 MPC DEVICE ATTENTION.

- 01 (PCU0120) IAI error. A parity error was detected on the internal adapter interface (IAI) between the multiplexer adapter and the URMPC.
- 02 (PCU0120) DAI error. One of the following was detected on the device adapter interface (DAI) between the URMPC and the device adapter (DA):
 - 1. Parity error detected by the DA.

 - Parity error detected by the URMPC.
 Error timeout detected by the URMPC.
- 04 (PCU0120) DA transfer error. A timing error was detected by the DA during device operation.

53 MPC DEVICE DATA ALERT.

- (PCU0120) transmission parity error. 01 A parity error was detected by the peripheral subsystem interface (PSI) during transfer of data from the IOM to the URMPC.
- (PCU0120) DAI error. 05 One of the following was detected on the DAI between the URMPC and the DA:
 - 1. Parity error detected by the DA.
 - 2. Parity error detected by the URMPC.
 - 3. Error timeout detected by the URMPC.
- (PCU0120) PSI data overflow. 06 More than 256 characters were received from the IOM.

55 MPC COMMAND REJECT.

- O1 (PCU0120) illegal procedure.
 The URMPC is in suspend mode and will accept only special controller commands.
- O2 (PCU0120) invalid logical channel number.

 The logical channel number sent with an IDCW was invalid (not 00-07 hexadecimal).
- 10 (PCU0120) device reserved.

 The device requested is reserved to another PSI and is not available for use.

60 POWER OFF.

OO (CPZ201) power off.
The device is powered off or is not cabled to the CPI channel of the IOM.

(PCU0120) power off. The URMPC is powered off, is not cabled to the PSI channel of the IOM, or has lost its personality firmware.

LINE PRINTERS

For a line printer, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.

MAJOR SUBSTATUS

- 40 CHANNEL READY.
 - channel ready. If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel and device are ready to accept a new command.
 - O1 print one line.
 Same as substatus OO; in addition printer control button 1
 (PRINT 1 LINE) has been activated.
 - forward space.
 Same as substatus 00; in addition printer control button 2 (FORWARD SPACE) has been activated.
 - forward to top of page.
 Same as substatus 00; in addition printer control button 3
 (FORWARD TOP) has been activated.
 - out invalid line.
 Same as substatus 00; in addition printer control button 4
 (INVALID LINE) has been activated.
 - os reverse/rewind.
 Same as substatus 00; in addition printer control button 5 (REVERSE REWIND) has been activated.

- 06 Same as substatus 00; in addition printer control button 6 (BACK SPACE) has been activated.
- 07 backspace top of page. Same as substatus 00; in addition printer control button 7 (BACK SPACE TOP) has been activated.

42 ATTENTION.

00 (PRT300/301) power fault.

One of the following has occurred:

- A thermal fault.
 A printer power fault.
- A feed fault.
- 4. A power ON/OFF sequence.
- 5. The printer is powered off.

(PRT303) power fault.

One of the following has occurred:

- 1. A thermal fault in the printer mechanism.

- Power not on in device electronics.
 Power fault in the 36 volt supply.
 Power fault in the printer mechanism.
- 5. Power fault in the -5 or -12 volt supplies.

(PRU1200/PRU1600) power fault.

One of the following has occurred:

- 1. A thermal fault in the printer mechanism
- 2. Power not on in device electronics.
- 3. Print power supply fault.

- Slew power supply fault.
 Phase fault on AC primary line.
 Short circuit fault on hammer drivers.
- 7. Finger sensor fault.
- 8. Breaker AC.
- 9. Air flow check.

01*

out of paper.
One of the following has occurred:

- 1. The forms detectors failed to sense the presence of a
- 2. A top-of-page occurred after a paper low condition.

02* manual halt.

One of the following has occurred:

- The MANUAL HALT switch or one of the printer control buttons has been activated.
- 2. The POWER ON switch was activated while the printer was powered off.
- 3. The printer yoke has been opened.
- 04* (PRT202, PRT300/301, PRT303) VFU tape alert.

One of the following has occurred:

- 1. VFU tape horizontal parity error.
- 2. VFU tape was not present.
- 3. VFU tape was not properly installed.4. Holes were punched in both channel 5 (start automatic slew) and channel 6 (stop automatic slew) of the same vertical line position of the VFU tape.

10* check.

One or more of the following has occurred:

- 1. Hammer driver fuse failure.
- 2. Paper slew fuse failure.
- 3. Incomplete printout; all characters received from the
- IOM were not printed.
 4. (PRT202) Print wheel out of sequence.

43 DATA ALERT.

- 00 (PRT300/301, PRT303) invalid character code or image buffer alert.
 - One of the following has occurred:
 - 1. An image load alert in which an invalid character was detected in the image or less than 288 characters were received during image loading.
 - 2. An image buffer overflow condition in which more than 288 characters were received during image loading.
 - 3. A print incomplete condition in which one or more data characters failed to compare with an image character during a complete cycle of the print train.

(PRU1200/PRU1600) invalid character code or image buffer alert.

One of the following has occurred:

- 1. An image load alert in which an invalid character was detected in the image or less than 240 characters were received during image loading.
- 2. An image buffer overflow condition in which more than 240 characters were received during image loading.
- 3. A print incomplete condition in which one or more data characters failed to compare with an image character during a complete cycle of the print belt.
- 01* transfer timing alert.
 The IOM did not send (write) data characters at a rate compatible with the transfer rate of the printer.
- 02* alert before printing started.
 One of the following has occurred:
 - 1. A parity error was detected on a data character received by the printer.
 - 2. Print buffer overflow was sensed when more than 136 characters (160 FOR PRU1200/1600 with 160-character option) were received from the IOM before receipt of a slew character or end-data-transfer signal.
 - A transfer timing alort condition exists.
 A top-of-page echo occurred while the printer was busy.
- alert after printing started.
 A parity error was detected on a data character in the print buffer.
- paper low warning alert.
 The last page of the form has passed the first forms detector and approximately 2.4 inches of form remains.
- 20* slew/paper motion alert.

 More than two top-of-page indications were sensed within a single slew operation.
- 40* (PRT202, PRT300/301, PRT303) top-of-page echo.
 The form has slewed to top-of-page as a result of a slew command other than the explicit slew-to-top-of-page.

45 COMMAND REJECTED. The second of the secon

- OO (PRU1200/PRU1600) VFC image not loaded.
 A print or slew command was issued before the VFC image of the printer was loaded.
- 01* invalid command.
 The channel was unable to recognize the device command code
 in the PCW or IDCW.
- 02* (PRT300/301, PRT303, PRU1200/1600) invalid device code.
 An invalid device was detected in an IDCW for the printer.

- 04* (PRT300/301) device/command code parity alert.
 A parity error was caused by an incorrect device and/or command code.
- 10 (PRU1200/PRU1600) train image not loaded.
 A print or slew command was issued before the train image of the printer was loaded.
- feed alert on last slew operation.
 The previous operation resulted in a slew error. See also DATA ALERT, substatus 20 (slew/paper motion alert) above.
- top-of-page echo on last slew operation.
 The last command resulted in a termination interrupt with DATA ALERT, top-of-page echo (substatus 40, described above).

52 MPC DEVICE ATTENTION.

- O1 (PRT303, PRU1200/1600) IAI error.

 A parity error was detected on the internal adapter interface (IAI) between the multiplexer adapter and the URMPC.
- O2 (PRT303, PRU1200/1600) DAI error.
 One of the following was detected on the device adapter interface (DAI) between the URMPC and the device adapter (DA):
 - Parity error detected by the DA.
 Parity error detected by the URMPC.
 - 3. Error timeout detected by the URMPC.

53 MPC DEVICE DATA ALERT.

- O1 (PRT303, PRU1200/1600) transmission parity error
 A parity error was detected on the PSI during data transfer
 from the IOM to the URMPC.
- OF (PRT303, PRU1200/1600) DAI error.
 One of the following was detected on the DAI between the URMPC and the DA:
 - Parity error detected by the URMPC.
 Error timeout detected by the URMPC.
- 06 (PRT303, PRU1200/1600) PSI data overflow.

 More than 512 characters were received from the IOM.

55 MPC COMMAND REJECT.

- O1 (PRT303, PRU1200/1600) illegal procedure.

 The URMPC was in suspend mode and will accept only special controller commands.
- 02 (PRT303, PRU1200/1600) invalid logical channel number The logical channel number sent with the IDCW was invalid (not 00-07 hexadecimal).
- 10 (PRT303, PRU1200/1600) device reserved.

 The DA is reserved to another PSI and is not available for use.

60 POWER OFF.

OO (PRT202, PRT300/301) power off.
The device is powered off or not cabled to the common peripheral interface (CPI).

(PRT303, PRU1200/1600) power off. The URMPC is powered off, not cabled to the PSI of the IOM, or has lost its personality firmware.

The Tell of the William of the William Commence of the Commenc

MAGNETIC TAPES

For a magnetic tape, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.

MAJOR SUBSTATUS

40 CHANNEL READY.

- channel ready. If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command executed error free and the channel is ready to accept a new command (the device $\underline{\text{may}}$ still be busy).
- 01* last tape unit write inhibited.
 Same as substatus 00; in addition, the reel on the last tape drive addressed had no write-permit ring.
- tape reel on load point.
 Same as substatus 00; in addition, the last tape drive addressed was positioned at load point and is ready to process the first physical record.
- ASA 9-track tape unit.
 Same as substatus 00; in addition, the last tape drive addressed was an ASA 9-track unit.
- 14 (MTS500) ASCII alert.

 The read-after-write check has detected an invalid EBCDIC character during a write ASCII/EBCDIC command.
- 20* (MTS500) 2-bit fill.

 The final character from a 7-track read, a 9-track read ASCII, or a 9-track read EBCDIC has been padded with two low-order zero bits.
- 40* (MTS500) 4-bit fill.

 The final character from a 7-track read, a 9-track read ASCII, or a 9-track read EBCDIC has been padded with four low-order zero bits.
- 60* (MTS500) 6-bit fill.

 The final character from a 7-track read, a 9-track read ASCII, or a 9-track read EBCDIC has been padded with six low-order zero bits.

41 DEVICE BUSY.

- 01 (MTS500) in rewind.
 The addressed tape drive is rewinding.
- 02 (MTS500) alternate channel in control.

 The addressed tape drive is executing a command on the alternate channel.
- 04 (MTS500) device loading. The addressed tape drive is in a tape loading cycle.
- 40 (MTS500) device reserved.

 The addressed tape drive is reserved to the alternate channel as a result of a reserve device command.

42 ATTENTION.

- tape write inhibited.

 A write command was issued to a tape drive containing a reel without a write-permit ring or to a tape drive that has been protected with the set file protect command.
- 02* no such tape unit.
 A command was issued to a tape drive that is not configured or is in offline mode.
- 04* tape unit standby.
 A command was issued to a tape drive that is in standby mode.
- 10* (MTS500) tape unit check.

 A malfunction in the addressed tape drive has rendered it inoperable.
- blank tape on write.

 A write operation was started on the addressed tape drive, but the read-after-write check was unable to detect any characters.

43 DATA ALERT.

- 01 transfer timing alert.

 The IOM did not send (write) or accept (read) data characters at a rate compatible with the transfer rate of the tape subsystem.
- blank tape on read.

 After receipt of a read command, 30 inches (25 feet for MTS500) of tape were passed over without detection of a data character.
- bit detected during erase.

 A bit was detected in the portion of the tape that should have been erased as a result of an erase or write end-of-file command.
- 04* transmission parity alert.
 Incorrect parity was detected on a data character received from the IOM during a write operation.
- 10* lateral parity alert.

 A missing data character or a lateral (character) parity error was detected.
- 20* longitudinal parity alert.

 The calculated check character did not agree with the recorded check character.
- 40* end-of-tape mark.

 The tape drive detected the reflective end-of-tape foil during a write operation.

44 END OF FILE.

(C) single data character "C".

The single character "C" was read as a valid record during a read, backspace, or forward space operation.

en en la colonia de la colonia de esperante de la colonia

17 EOF marker (7 track).
A valid 7-track end-of-file mark was detected.

TAPE STATUS C-11 AN87

- 23 EOF marker (9 track).
 A valid 9-track end-of-file mark was detected.
- 77 data alert.
 A DATA ALERT condition was detected during reading of an end-of-file record.

45 COMMAND REJECTED.

- 01* invalid command. The channel was unable to recognize the device command code in the PCW or IDCW.
- 02* invalid device code.

 The channel was unable to recognize the device code in the PCW or IDCW.
- 04* parity alert on device/command code.

 A parity error was detected in the command code and/or device code of the PCW or IDCW.
- tape on load point.

 A "backspace" or "backspace file" command was issued to a tape drive positioned at load point.
- 20* attempted read after write on same unit.

 A "read" or "forward space" command was issued to a tape drive immediately after a "write" command.
- 40* 9-track alert.
 A 9-track command was issued to a 7-track tape drive.

47 LOAD OPERATION COMPLETE.

00 (MTS400) load complete.
A program load (boot) operation was completed error free.

50 CHANNEL BUSY.

00 (MTS400) busy.

The command was accepted but execution will be delayed until current command sequences are complete because the command requires the entire subsystem.

52 MPC DEVICE ATTENTION.

- O1 (MTS500) configuration error.

 The personality firmware (control program) loaded into the MPC does not agree with the settings of the MPC configuration switches.
- O2 (MTS500) multiple devices.

 The MPC has detected at least two devices with the same logical ID number.
- 03 (MTS500) device number error. The MPC has detected at least one device with a logical ID number outside the allowed range of ID numbers.
- 10 (MTS500) incompatible mode.

 The tape drive mode (PE or NRZI) and the data mode recorded on the tape reel did not agree.
- (MTS500) CA OPI down.
 The controller adapter (CA) operational-in (OPI) line is reset.

- (MTS500) TCA malfunction.

 A fault was detected within one of the tape controller adapters (TCAs). The two low-order bits of the substatus indicate the internal adapter interface (IAI) port number to which the malfunctioning TCA is connected.
- 15 (MTS500) CA EN1 error.
 An unexpected interrupt occurred during operation.
- 16 (MTS500) CA alert no interrupt.

 A CA alert occurred while a device number was being read during a select operation and the alert was not attributed to a cyclic code error on (read) status EN1.
- 20 (MTS500) MTH malfunction.

 The MPC has detected an apparent malfunction in a tape drive and the drive did not signal a malfunction.
- 21 (MTS500) multiple beginning of tape.
 Additional beginning-of-tape (BOT) reflective foils were detected after a tape was moved away from load point.

53 MPC DEVICE DATA ALERT.

- 01 (MTS500) transmission parity alert.
 A parity error was detected during execution of a special controller command.
- 02 (MTS500) inconsistent command. One of the following occurred during execution of a special controller command:
 - Word count was zero for "read controller main memory," "write controller main memory," or write control store commands.
 - 2. Execution of "read controller main memory" or "write controller main memory" referenced nonexistent memory.
 - 3. Lock byte number specified was invalid.
 - 4. The continue bit was zero in the IDCW for a special controller command.
- 03 (MTS500) checksum error.

 An error occurred in the checksum used by the "write control store" command.
- O4 (MTS500) byte locked out.

 The lock byte referenced by the "conditional write lock byte" command was nonzero.
- 10 (MTS500) PE-burst write error.
 The MPC was unable to write the PE-burst on the tape properly.
- 11 (MTS500) preamble error.

 An error in a PE record preamble was detected <u>or</u> there was apparently no data following a preamble.
- (MTS500) T&D error.
 This substatus is returned by the "device wraparound special controller" command to indicate an verror byte and byte count.
- 20 (MTS500) multiple track error.
 A data record contained errors in more than one recording track.
- 21 (MTS500) skew error.

 Excessive skew was detected during a read or write operation in PE mode or during a write operation in NRZI mode.

- (MTS500) postamble error.

 The postamble of the PE record may have been in error. The error may have occurred in the data portion of the PE record such that a postamble appeared to be present. Also, errors may have occurred when entering the postamble so that the data appeared to continue past the data portion of the record. In either case, the postamble was not properly detected.
- 23 (MTS500) NRZI CCC error.

 The 800-bpi, NRZI record just read contains correctable errors and may be reread.
- 24 (MTS500) code alert.
 A character was detected that was not in the code translation tables.
- 40 (MTS500) marginal capstan speed.

 Marginal capstan speed was detected during a write operation.

55 MPC COMMAND REJECT.

- 01 (MTS500) illegal procedure. One of the following occurred:
 - The MPC was not in suspend mode when "write controller main memory" and "write control store" commands were received.
 - 2. A special controller command did not precede an "initiate write data transfer" or "initiate read data transfer" command.
- 02 (MTS500. invalid logical channel number.
 An invalid logical channel number was detected.
- 03 (MTS500) invalid suspend logical channel number.

 The MPC is suspended and an IDCW was addressed to a logical channel other than the one over which the suspend controller command was received.
- O4 (MTS500) continue bit not set.

 The first IDCW of a two-IDCW command (special controller command) did not have the continue bit set.

60 POWER OFF.

- 00 (MTS400) power off.
 The tape controller is powered off or is not cabled to the CPI.
- 00 (MTS500) power off.
 The MPC is powered off, is not cabled to the PSI, or has lost its personality firmware.

and the control of th

DISK STORAGE

For disk storage, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be obed within the same major status. $M_{a,bar}$ 57505 40 + 53 a^{18} 00 + 13 Under

TOITS, BECAUSE IT dIOPS left MOST BIT

MAJOR SUBSTATUS

- 40 CHANNEL READY.
 - channel ready.

 If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel is ready for a new command (the device may still be busy).
 - 0x* automatic retries.
 When automatic retry is performed by the MPC, "x" is the
 count of retries performed.
 - device in T&D.
 The device is in T&D mode.
 - 20 (DSS191) error recovery EDAC correct.

 The MPC is attempting automatic retry, EDAC correction, and positioning offset to correct an error.
- 41 DEVICE BUSY.
 - oo file positioning.

 The addressed device is busy positioning the actuator and could not accept a new command.
 - 40 alternate channel in control. .

 The addressed device is busy executing a command on the alternate channel.
- 42 ATTENTION.
 - 01* write inhibit.
 A "write" command was issued to a device that had its write protect switch (PROTECT) in protect position.
 - 02* seek incomplete.

 The actuator mechanism of the addressed device failed to lock and/or unlock.
 - device inoperable.

 The addressed device was online but did not respond correctly and requires maintenance attention.
 - device in standby.

 The MPC detected a fatal error in the addressed device and continued operation would produce erroneous results.
 - device offline.
 The addressed device is configured but is powered down or in offline mode.

graphical professional and a company of the second contract of the contract of

43 DATA ALERT.

- or accept (read) data characters at a rate compatible with the transfer rate of the subsystem.
- transmission parity alert.

 A parity error was detected on a data character from the IOM during a write operation <u>or</u> on a data character between the MPC and the device.
- out invalid seek address.

 On a "seek disk address" command, an invalid control character was detected or there were not exactly six control characters.
- header verification failure.
 The final position of the actuator did not correspond to the header address of the block being addressed by the current "seek disk address" command.
- 20* check character alert.

 The check character generated by the MPC did not agree with the check character recorded on the disk.
- data compare alert.

 The data recorded on the disk did not compare with the data from the IOM during a "compare and verify" command.

44 END OF FILE.

- good track detected.
 A good track was detected at the specified sector address when a defective or alternate track was expected.
- 01* . last consecutive block.

 The last consecutive block available to the present actuator position was reached and the current command is incomplete.
- 02* sector count limit.
 The sector count limit specified in the previous seek disk address command was reached.
- 04 defective track alternate track assigned.
 When an alternate track is assigned a read or write operation was attempted to a defective track or an overflow was detected to or from an alternate track.
- defective track no alternate track assigned.

 An alternate track is not assigned when a read or write operation was attempted to a defective track or an overflow was detected to or from an alternate track.
- alternate track detected.

 A read or write operation was attempted to an alternate track when the track condition indicators from the previous "seek disk address" command did not indicate an alternate track operation.

45 COMMAND REJECTED.

- 01 invalid command. The channel was unable to recognize the device command code in the PCW or IDCW.
- o2 invalid device code. An invalid device code was received from the IOM \underline{or} no device with the given code is configured to the subsystem.

- O4 parity alert on IDCW.

 The MPC detected a parity error on the device or command code from the IOM.
- invalid command sequence.

 A data transfer command without a prior "seek disk address" command was received or the "data transfer" command contained a device code different from that given in the "seek disk address" command.

50 CHANNEL BUSY.

00 busy.

The command was accepted but execution will be delayed until current command sequences are complete because the command requires the entire subsystem.

52 MPC DEVICE ATTENTION.

- 01 configuration error.

 The personality firmware loaded into the MPC does not agree with the settings of the MPC configuration switches.
- 02 multiple devices.

 The MPC has detected at least two devices with the same logical ID number.
- device number error.

 The MPC has detected at least one device with a logical ID number outside the allowed range of ID numbers.
- CA OPI down.
 The controller adapter (CA) operational-in (OPI) line is reset.
- alert EN1 unexpected interrupt.
 The CA detected an abnormal condition during operation.
- 15 CA EN1 error.
 An unexpected interrupt occurred during operation.
- CA alert no interrupt.

 A CA alert occurred while a device number was being read during a select operation and was not attributed to a cyclic code error on (read) status EN1.

53 MPC DEVICE DATA ALERT.

- 01 transmission parity.
 A transmission parity error was detected during execution of a special controller command.
- one of the following occurred during the execution of a special controller command:

 The word count was zero for "read controller main."
 - The word count was zero for "read controller main memory", "write controller main memory", or "write control store" commands.
 - The execution of "read controller main memory" or "write controller main memory" referenced nonexistent memory.
 The lock byte number specified was invalid.
 - 4. The continue bit was zero in the IDCW for a special controller command.
- on the checksum error.

 An error occurred in the checksum used by the "write control store" command.

- byte locked out. 04 The lock byte referenced by the "conditional write lock byte" command was nonzero.
- (DSS190, DSS191) EDAC parity error. 16 An MPC hardware error was detected during EDAC generation.
- 21 sector size error. The data field length read from the track was not as specified for the read function.
- nonstandard sector size. 22 An attempt was made to read a sector that was not standard size.
- (DSS190, DSS191) search alert on first search. 23 A double index was encountered on the first search of a "seek disk address" command and the MPC could not find a sector number.
- (DSS190, DSS191) cyclic code error (not first search). The MPC encountered a cyclic code error in the count field 24 during a search that followed the initial search.
- (DSS190, DSS191) search error (not first search). 25 The sector number did not compare on the second or subsequent search or the MPC encountered no count field on the track after head switching.
- (DSS190, DSS191) sync byte error. 26 The MPC could not find the proper sync byte.
- alternate track (DSS190, DSS191) error in automatic 27 processing. An error occurred in going to, processing, or returning from an alternate track.
- (DSS190) EDAC correction last sector. 31 An error was detected in the last sector transmitted, but the error was corrected and the transmission completed.
- (DSS190) EDAC correction not last sector. 32 An EDAC error was detected in a sector other than the last sector and was corrected. A new operation was generated by the MPC for the remaining sectors.
- (DSS190) EDAC correction block count limit. 33 An EDAC was detected and corrected on the last sector requested.
- (DSS190) uncorrectable EDAC error. 34 An EDAC error was detected and found to be uncorrectable.
- (DSS190) EDAC correction short block. 35 One of the following conditions occurred:
 - 1. If an EDAC error was reported after the DCW exhausted (i.e., within a sector but outside that part of the sector transmitted), a CHANNEL READY status is returned. If an EDAC error was reported before the DCW exhausted,
 - the EDAC correction for substatus 31(above) is applied.
 - If the DCW exhausted at the end of a sector and an EDAC error is in the next sector, the subsystem recognizes that the DCW string is modulo 64 and returns a CHANNEL READY status. This occurs when the DCW exhausts on a sector boundary because the hardware, in terminating the operation, must read the sector even though the DCW exhausted and the EDAC error was encountered in the second sector.

45 MPC COMMAND REJECT.

- 01 illegal procedure.
 - One of the following occurred:
 - The MPC was not in suspend mode when "write controller main memory" and "write control store" commands were received.
 - 2. A special controller command did not precede an "initiate write data transfer" or "initiate read data transfer" command.
- 02 invalid logical channel number.
 An invalid logical channel number was detected.
- invalid suspend command.

 The MPC is suspended and an IDCW was addressed to a logical channel other than the one over which the "suspend controller" command was received.
- O4 continue bit not set.

 The first IDCW of a two-IDCW command (special controller command) did not have the continue bit set.
- 60 POWER OFF.
 - oo power off.
 The MPC is powered off, is not cabled to the PSI, or has lost its personality firmware.

SYSTEM CONSOLES

For system consoles, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.

MAJOR SUBSTATUS

- 40 CHANNEL READY.
 - channel ready.

 If received as an initiation interrupt (I ="1") in response to a reqs or ress command, the console is ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the console is ready to accept a new command.
- 42 ATTENTION.
 - attention.
 The console is unable to accept a command because of some inoperable condition.
- 43 DATA ALERT.
 - transfer timing alert.
 The IOM did not receive (read) or send (write) data characters at a rate compatible with the transfer rate of the console.
 - transmission parity alert.
 Incorrect parity was detected on a data character received from the IOM. This error can occur only during a write operation.

- O4 operator input error.

 The operator has pressed the OPERATOR INPUT ERROR key on the console.
- operator distracted.
 An interval of 30 seconds has elapsed without input during a read operation.
- incorrect format.

 An escape character is followed by a invalid character in a message received from the IOM or a control character ("?" = 17(8), "" = 77(8)) is not preceded by the proper number of escape characters.
- message length alert.
 The operator has entered more characters than were specified by the DCWs referenced by the "read" command.
- 45 COMMAND REJECTED.
 - on invalid command.

 The channel was unable to recognize the device command code in the PCW or IDCW.
 - command parity error.
 A parity error was detected on the device command received from the IOM.
- 50 CHANNEL BUSY.
 - 00 channel busy.
- 60 POWER OFF.
 - oo power off.
 The console is powered off or is not cabled to the IOM channel.

The company of the second of the company of the com

MPC EXTENDED STATUS

The microprogrammed peripheral controller (MPC) maintains detailed, extended status for each device connected. This extended status is obtainable with the "read status register" (RSR) special controller command and is transmitted as a series of 8-bit bytes in binary data mode.

Multics currently types the hexadecimal representation of these extended status bytes on the console for each disk error.

DSU181 Extended Status

(There is no include file for the declaration of this data.)




Figure C-1. DSS181 Extended Status

Legend:

<u>Field</u>	Meaning
DEVICE	the logical ID number of the drive.
(140)8	the octal value of the hexadecimal code for DSS181.
a b c d e f g h	device reserved. device seized. device in standby. positioner busy. DLI fault. device protected. device fault. device in T&D mode.
i j k l m n o	command parity error. no or multiple command decode. invalid command sequence. state violation. protection violation. data parity error.
ţ.	spindle speed loss.
q r s t u v w x y	seek incomplete. erase current unsafe. DC write unsafe. AC write unsafe. heads unsafe. erase gate and busy. write gate and busy. write gate and no erase current. voltage unsafe.

<u>Field</u>	Meaning
Z A B C D E F G	brush at stop. pack on. lid on. index block in. attention latch. heads flying. zero speed. online.
H I J K	positioner overtemperature. positioner overvelocity. position out of limits. positioner voltage out of limits.

DSU190A Extended Status

<u>CAUTION</u>: The extended status formats for DSU190A and DSU190B devices are different. BE SURE YOU REFER TO THE FORMAT FOR YOUR DEVICES.

(There is no include file for the declaration of this data.)




Figure C-2. DSS190A Extended Status

Legend:

<u>Field</u>	<u>Meaning</u>
а	device reserved.
b	device seized.
С	device in standby.
d	positioner busy.
е	DLI fault.
f	device protected.
g	device fault.
h	device in T&D mode.

<u>Field</u>	Meaning
i j k l m n	command parity error. invalid command. invalid command sequence. state violation. protection violation. transfer timing error. data parity error.
p q r s t u v	loss of write current. write current without write command. loss of AC write current. no or multiple head selection. spindle speed loss. overtemperature. loss of voltage.
w x y z A B	seek incomplete. positioner overtravel. RPS error. fine servo. brush cycle incomplete. forward set. reverse set.
D E F G	heads retracted. positioner offset. read clock offset. write and read.
H I	low air flow. read amplitude low.

DSU190B Extended Status

(There is no include file for the declaration of this data.)




Figure C-3. DSS190B Extended Status

Legend:

<u>Field</u>	Meaning
a b c d e f g	device reserved. device seized. device in standby. positioner busy. DLI fault. device protected. device fault.
h	device in T&D mode. command parity error.
i j k l m n	invalid command. state violation. protection violation. transfer timing error. data parity error.
o p q r s t	write current without write command. loss of write current. no or multiple head selection. incomplete start cycle. spindle speed loss. positioner overtemperature. DC power loss.
v w x y	seek incomplete. positioner overtravel. positioner internal fault. positioner sense fault. RPS fault.
A B C D E F G H	positioner overspeed. invalid cylinder address. loss of index. emergency retract occurred. loss of velocity. positioner off track. invalid head address. positioner offset.
I J K L M	read or write counter error. write precompensation fault. KFK decoder fault. read command timing fault. read or write clock fault.
N P Q R S T U V	loss of read signal. incorrect write current. loss of position signal. loss of positioner current. loss of power amplifier input. write fault sense. position motor/pack overtemperature. loss of blower.
W X	clogged coarse filter. clogged fine filter.

MSU0451 Extended Status

(There is no include file for the declaration of this data.)




Figure C-4. MSU0451 Extended Status

Legend:

<u>Field</u>	Meaning
b c	device reserved. device seized. device in standby. positioner busy. DLI fault. device protected. device failure. device in diagnostic mode.
i j k l m n	command parity error. invalid command. invalid command sequence. state violation. protect violation. transfer timing error. data parity error.
p q r s t u	write command without write current. write current without write command. loss of AC write current. no or multiple head selection. spindle speed loss. loss of voltage.
v w x	seek incomplete. positioner overtravel. rotational position sensing fault.

<u>Field</u>	Meaning
y z A B C	fine servo status. tester address error. first seek interlock cycle incomplete. restricted air flow. forward FF set. reverse FF set.
E F G H	heads retracted. positioner offset. read clock offset. write and read.

HONEYWELL INFORMATION SYSTEMS Technical Publications Remarks Form

TITLE	SERIES 60 (LEVEL 68) MULTICS HARDWARE AND SOFTWARE FORMATS PROGRAM LOGIC MANUAL ADDENDUM A	ORDER NO.	AN 87-00A MARCH 1980			
ERRORS	IN PUBLICATION	l	· ·			
	·					
SUGGESTIONS FOR IMPROVEMENT TO PUBLICATION						
	1					
\Diamond	Your comments will be investigated by appropriate technical personnel and action will be taken as required. Receipt of all forms will be acknowledged; however, if you require a detailed reply, check here.	ant to the second				
FROM:	NAME	_ D#	ATE			
	TITLE	_				
COMPANY						
ADDRESS						

PLEASE FOLD AND TAPE-NOTE: U. S. Postal Service will not deliver stapled forms



BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 39531 WALTHAM, MA02154

POSTAGE WILL BE PAID BY ADDRESSEE

HONEYWELL INFORMATION SYSTEMS 200 SMITH STREET WALTHAM, MA 02154

ATTN: PUBLICATIONS, MS486

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



Honeywell

Honeywell

Honeywell Information Systems
In the U.S.A.: 200 Smith Street, MS 486, Waltham, Massachusetts 02154
In Canada: 2025 Sheppard Avenue East, Willowdale, Ontario M2J 1W5
In Mexico: Avenida Nuevo Leon 250, Mexico 11, D.F.